JPS57143670A - Parallel processing system - Google Patents
Parallel processing systemInfo
- Publication number
- JPS57143670A JPS57143670A JP2943481A JP2943481A JPS57143670A JP S57143670 A JPS57143670 A JP S57143670A JP 2943481 A JP2943481 A JP 2943481A JP 2943481 A JP2943481 A JP 2943481A JP S57143670 A JPS57143670 A JP S57143670A
- Authority
- JP
- Japan
- Prior art keywords
- transferred
- central processing
- operating
- processing device
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
PURPOSE:To reduce the load of a central processing device to make the processing high-speed, by providing a common control device, which selects an operating device to transfer data each time when an operation execution command is transferred between the central processing device and plural operating devices. CONSTITUTION:Each time an operation execution command is transferred from a central processing device 1, one of operating devices 3 and 4 which is idle is selected by a selecting circuit of a common control device 2, and operation data is transferred to the selected operating device 3 or 4 through a selecting line. In case of an operation result read command, the designated operating device 3 or 4 is selected, and an operation result read indication is transferred to the designated operating device 3 or 4 through a data bus 107. When the operation result is transferred next through the data bus 107, the common control device 2 passes data to the central processing device 1. Consequently, operating devices 3 and 4 are used efficiently.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2943481A JPS57143670A (en) | 1981-03-03 | 1981-03-03 | Parallel processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2943481A JPS57143670A (en) | 1981-03-03 | 1981-03-03 | Parallel processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57143670A true JPS57143670A (en) | 1982-09-04 |
Family
ID=12276024
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2943481A Pending JPS57143670A (en) | 1981-03-03 | 1981-03-03 | Parallel processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57143670A (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5199437A (en) * | 1975-02-27 | 1976-09-02 | Nippon Signal Co Ltd | |
JPS51144543A (en) * | 1975-06-06 | 1976-12-11 | Toshiba Corp | Processing system of composite computer system |
JPS55154653A (en) * | 1979-05-22 | 1980-12-02 | Nec Corp | Interruption distributing system to multiprocessor |
-
1981
- 1981-03-03 JP JP2943481A patent/JPS57143670A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5199437A (en) * | 1975-02-27 | 1976-09-02 | Nippon Signal Co Ltd | |
JPS51144543A (en) * | 1975-06-06 | 1976-12-11 | Toshiba Corp | Processing system of composite computer system |
JPS55154653A (en) * | 1979-05-22 | 1980-12-02 | Nec Corp | Interruption distributing system to multiprocessor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57143670A (en) | Parallel processing system | |
JPS558605A (en) | Data processing system | |
JPS56152038A (en) | Data transfer processor | |
JPS5338236A (en) | Multi-computer system | |
JPS5748141A (en) | Address conversion system | |
JPS5489455A (en) | Control system | |
JPS54153541A (en) | Control system for interruption priority | |
JPS57105021A (en) | Input/output device | |
JPS57136239A (en) | Device address switching system | |
JPS575141A (en) | Bus control system | |
JPS51144137A (en) | Input/output data control unit | |
JPS564826A (en) | Electronic computer | |
JPS5373934A (en) | Data exchange control system | |
JPS5543615A (en) | Multiple channel control system | |
JPS5652462A (en) | Graphic information transfer system | |
JPS6442758A (en) | Input and output control system | |
JPS56157529A (en) | Input and output control system for communication control device | |
JPS55153022A (en) | Transmission system for input-output signal | |
JPS57168322A (en) | Input/output processing system | |
JPS55134426A (en) | Input/output control system | |
JPS57168331A (en) | Control method for shared input and output bus | |
JPS53103332A (en) | Input/output control system for information processor | |
JPS55108068A (en) | Memory control system | |
JPS52141144A (en) | Data input unit | |
JPS57152044A (en) | Microprogram load system |