JPS57133727A - Swallow counter - Google Patents
Swallow counterInfo
- Publication number
- JPS57133727A JPS57133727A JP1893881A JP1893881A JPS57133727A JP S57133727 A JPS57133727 A JP S57133727A JP 1893881 A JP1893881 A JP 1893881A JP 1893881 A JP1893881 A JP 1893881A JP S57133727 A JPS57133727 A JP S57133727A
- Authority
- JP
- Japan
- Prior art keywords
- waveform
- prescaler
- delay
- lines show
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
- H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
- H03K23/667—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by switching the base during a counting cycle
Abstract
PURPOSE:To extend the delay range of a prescaler control pulse to a prescaler output pulse, by providing a function where the frequency dividing ratio is periodically switched, to the prescaler. CONSTITUTION:An output pulse of a two modulus prescaler 14 when a J waveform is inputted from an input terminal 13 is as shown in a waveform O and a prescaler control pulse signal from 21 is as shown in a waveform K, and an output signal an output terminal 25 is as shown in a waveform L. In the waveform K, solid lines show when the delay of the waveform K to the waveform O is 0, dotted lines show when the delay in the waveform O satisfies the maximum limit of this invention, and hatched lines show sections that the line of the maximum limit and 0 exist. Thus, since the delay effective section at the rise of the waveform K is shown as T3 and that at the fall of the waveform is as T4 respectively, the delay effective section can be prolonged.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1893881A JPS57133727A (en) | 1981-02-13 | 1981-02-13 | Swallow counter |
| US06/345,532 US4468797A (en) | 1981-02-13 | 1982-02-03 | Swallow counters |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1893881A JPS57133727A (en) | 1981-02-13 | 1981-02-13 | Swallow counter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57133727A true JPS57133727A (en) | 1982-08-18 |
| JPS6321364B2 JPS6321364B2 (en) | 1988-05-06 |
Family
ID=11985579
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1893881A Granted JPS57133727A (en) | 1981-02-13 | 1981-02-13 | Swallow counter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57133727A (en) |
-
1981
- 1981-02-13 JP JP1893881A patent/JPS57133727A/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6321364B2 (en) | 1988-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE3583537D1 (en) | CMOS INPUT / OUTPUT SWITCHING. | |
| MX9300021A (en) | SWITCHING AMPLIFIER | |
| GB1113833A (en) | Pulse width discriminator circuit | |
| JPS57133727A (en) | Swallow counter | |
| EP0048638A3 (en) | Maximum frequency limiter | |
| JPS6468016A (en) | Clock pulse generating circuit | |
| JPS6439815A (en) | Noise eliminating circuit | |
| JPS55141825A (en) | Cmos output circuit | |
| JPS56153842A (en) | (n-1/2) frequency dividing circuit | |
| JPS53139456A (en) | Clock driver circuit | |
| JPS5434644A (en) | Input/output circiut | |
| JPS56123005A (en) | Control method | |
| JPS5775023A (en) | Pulse generating circuit | |
| JPS56156017A (en) | Pulse generating circuit | |
| JPS54107664A (en) | Programmable counter | |
| JPS5567669A (en) | Signal output circuit of ultrasonic pulse switch | |
| JPS573419A (en) | Phase comparator | |
| JPS5352348A (en) | Cmos input circuit | |
| JPS57118186A (en) | Time circuit | |
| JPS54151369A (en) | Programmable counter | |
| JPS53140484A (en) | Numerical controller | |
| JPS5558700A (en) | Sound volume adjustment unit | |
| JPS5761326A (en) | Double frequency generating circuit | |
| JPS54916A (en) | Frequency conversion circuit | |
| JPS542046A (en) | Logic circuit |