JPS57129010A - Delay adjusting circuit of non-return-to-zero signal - Google Patents

Delay adjusting circuit of non-return-to-zero signal

Info

Publication number
JPS57129010A
JPS57129010A JP56015174A JP1517481A JPS57129010A JP S57129010 A JPS57129010 A JP S57129010A JP 56015174 A JP56015174 A JP 56015174A JP 1517481 A JP1517481 A JP 1517481A JP S57129010 A JPS57129010 A JP S57129010A
Authority
JP
Japan
Prior art keywords
circuit
pulse
phase shifter
clock pulse
nrz signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56015174A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0114733B2 (enrdf_load_stackoverflow
Inventor
Masahiro Nakajima
Hiromi Hashimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56015174A priority Critical patent/JPS57129010A/ja
Publication of JPS57129010A publication Critical patent/JPS57129010A/ja
Publication of JPH0114733B2 publication Critical patent/JPH0114733B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00—Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/30—Time-delay networks

Landscapes

  • Pulse Circuits (AREA)
  • Networks Using Active Elements (AREA)
  • Dc Digital Transmission (AREA)
JP56015174A 1981-02-03 1981-02-03 Delay adjusting circuit of non-return-to-zero signal Granted JPS57129010A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56015174A JPS57129010A (en) 1981-02-03 1981-02-03 Delay adjusting circuit of non-return-to-zero signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56015174A JPS57129010A (en) 1981-02-03 1981-02-03 Delay adjusting circuit of non-return-to-zero signal

Publications (2)

Publication Number Publication Date
JPS57129010A true JPS57129010A (en) 1982-08-10
JPH0114733B2 JPH0114733B2 (enrdf_load_stackoverflow) 1989-03-14

Family

ID=11881440

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56015174A Granted JPS57129010A (en) 1981-02-03 1981-02-03 Delay adjusting circuit of non-return-to-zero signal

Country Status (1)

Country Link
JP (1) JPS57129010A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0114733B2 (enrdf_load_stackoverflow) 1989-03-14

Similar Documents

Publication Publication Date Title
EP0347983A3 (en) Electronic delay control circuit
CA2025660A1 (en) Clock jitter suppressing circuit
EP0360349A3 (de) Digitaler Frequenzgenerator
JPS57129010A (en) Delay adjusting circuit of non-return-to-zero signal
EP0384595A3 (en) Digital phase shifter
WO1994015401A3 (en) Digitally controlled phase shifter
SU1464296A2 (ru) Формирователь фазоманипулированных сигналов
CA2070811A1 (en) Waveshaping transversal filter and method utilizing the same for data transmission over coaxial cable
JPS5725755A (en) Waveform superposed fsk modulator
JPS56149121A (en) Phase synchronizing circuit
SU1297238A2 (ru) Автокоррел ционный измеритель параметров псевдослучайного фазоманипулированного сигнала
JPS5518138A (en) Modulator
DE3064019D1 (en) Method and arrangement for measuring the jitter of pulse signals in digital transmission systems
SU1467783A1 (ru) Устройство дл формировани частотно-манипулированного сигнала
SU1457170A2 (ru) Устройство дискретного фазировани
JPS5621440A (en) Stuff synchronizing system
SU1626314A1 (ru) Цифровой синтезатор сигналов
SU963033A1 (ru) Преобразователь угла поворота вала в дискретное приращение фазы
SU966879A1 (ru) Селектор-преобразователь импульсных сигналов
RU1815803C (ru) Цифровой формирователь сигналов с манипул цией минимальным сдвигом
SU1179381A1 (ru) Устройство дл делени сигналов
SU790282A1 (ru) Адаптивный импульсно-кодовый модул тор
SU588614A1 (ru) Устройство дл формировани сигналов многократной модул ции
JPS572148A (en) Ternary-to-binary code converting device
SU1361727A1 (ru) Способ тактовой синхронизации приемника двоичного частотно-модулированного сигнала и устройство дл его осуществлени