JPS57125441A - Operaton system - Google Patents

Operaton system

Info

Publication number
JPS57125441A
JPS57125441A JP56011173A JP1117381A JPS57125441A JP S57125441 A JPS57125441 A JP S57125441A JP 56011173 A JP56011173 A JP 56011173A JP 1117381 A JP1117381 A JP 1117381A JP S57125441 A JPS57125441 A JP S57125441A
Authority
JP
Japan
Prior art keywords
register
latch
private
unit
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56011173A
Other languages
Japanese (ja)
Other versions
JPS6143735B2 (en
Inventor
Hideo Wada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56011173A priority Critical patent/JPS57125441A/en
Publication of JPS57125441A publication Critical patent/JPS57125441A/en
Publication of JPS6143735B2 publication Critical patent/JPS6143735B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • G06F9/26Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
    • G06F9/262Arrangements for next microinstruction selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To make the operation processing high-speed, by reducing the number of decision branches of a microprogram for the byte processing of decimal operation instructions to take out the result easily by providing a private register, a loop counter and a control latch. CONSTITUTION:A private binary adder 63 private registers 61 and 62, and private control latches 64-66 are provided for anarithmetic unit 20 of a computer system. The 6th byte of a bus 232 of the unit 20 is set to the register 61, and one digit of the register 61 or the output of the adder 63 is set to the register 62, and ''1'' is added to the value of the register 62 or is subtracted from it by the adder 63, and the result is returned to the register 61. The latch 64 indicates whether subtraction is executed in the loop or not, and the latch 65 indicates whether subtaction is executed in the preceding loop, and the latch 66 indicates suppression of setting of a work register. The value of the register 61 is set to latches 64-66, and the operation control of the unit 20 is used to reduce the number of branches of the program.
JP56011173A 1981-01-27 1981-01-27 Operaton system Granted JPS57125441A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56011173A JPS57125441A (en) 1981-01-27 1981-01-27 Operaton system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56011173A JPS57125441A (en) 1981-01-27 1981-01-27 Operaton system

Publications (2)

Publication Number Publication Date
JPS57125441A true JPS57125441A (en) 1982-08-04
JPS6143735B2 JPS6143735B2 (en) 1986-09-29

Family

ID=11770659

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56011173A Granted JPS57125441A (en) 1981-01-27 1981-01-27 Operaton system

Country Status (1)

Country Link
JP (1) JPS57125441A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01293437A (en) * 1988-05-20 1989-11-27 Hitachi Ltd Decimal multiplier

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01293437A (en) * 1988-05-20 1989-11-27 Hitachi Ltd Decimal multiplier

Also Published As

Publication number Publication date
JPS6143735B2 (en) 1986-09-29

Similar Documents

Publication Publication Date Title
JPS55112651A (en) Virtual computer system
GB889269A (en) Electronic computer
JPS6410323A (en) Arithmetically computing apparatus
JPS57125441A (en) Operaton system
JPS54117646A (en) Computer
GB802705A (en) Improvements in or relating to digital calculating apparatus
JPS54158830A (en) High-speed arithmetic processing system
GB1531470A (en) Circuit arrangement for adding and subtracting
JPS5657158A (en) Computer
JPS56105505A (en) High-speed sequence control device with numerical operation function
JPS5730033A (en) Data processor
JPS57201938A (en) Addition and subtraction processor
JPS53138646A (en) Input/output unit
JPS54159833A (en) Decimal multiplier
JPS5515524A (en) Digital arithmetic circuit
JPS54159832A (en) Adder and subtractor for numbers different in data length
US3267269A (en) Parallel adder-subtracter with ripple carry
JPS5582353A (en) Multiplication and division operation system
JPS5525113A (en) Interruption processing system
JPS57121749A (en) Fraction computer
JPS57203330A (en) Decimal-to-binary converting circuit
JPS55119739A (en) Binary-decimal conversion system
JPS57125442A (en) Dividing device
JPS52147036A (en) Operation control system
JPS553064A (en) Binary/decimal adder device