JPS57120149A - Communication controller - Google Patents

Communication controller

Info

Publication number
JPS57120149A
JPS57120149A JP56189322A JP18932281A JPS57120149A JP S57120149 A JPS57120149 A JP S57120149A JP 56189322 A JP56189322 A JP 56189322A JP 18932281 A JP18932281 A JP 18932281A JP S57120149 A JPS57120149 A JP S57120149A
Authority
JP
Japan
Prior art keywords
accordance
state
computers
communication
controllers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56189322A
Other languages
Japanese (ja)
Other versions
JPS6153751B2 (en
Inventor
Kinji Mori
Akira Tsuboi
Koichi Ihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56189322A priority Critical patent/JPS57120149A/en
Publication of JPS57120149A publication Critical patent/JPS57120149A/en
Publication of JPS6153751B2 publication Critical patent/JPS6153751B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE:To obtain a device which exclusively occupies the communication circuit corresponding to each group, by setting the computer group in accordance with the contents of process and the terminal device group in accordance with the input/output information respectively. CONSTITUTION:For a device that connects plural computers or terminal devices to a communication circuit via the communication controllers, the routes 10, 20 and 30 are processed by computers 1-3, 3-5 and 4-6 respectively, for instance. The process request is delivered from the computers 1-6 respectively to secure the process states RU1(10-30)-RU6(10-30), the reservation states RE1(10-30)- RE6(10-30) and the waiting states WA1(10-30)-WA6(10-30) via communication controllers 1'-6' and in accordance with routes 10-30 by which the state of each computer is procesed. After this, the state is controlled by the controllers 1'-6' for the computes 1-6 plus circuits 12, 23-56. Thus the communication line is controlled in accordance with each state.
JP56189322A 1981-11-27 1981-11-27 Communication controller Granted JPS57120149A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56189322A JPS57120149A (en) 1981-11-27 1981-11-27 Communication controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56189322A JPS57120149A (en) 1981-11-27 1981-11-27 Communication controller

Publications (2)

Publication Number Publication Date
JPS57120149A true JPS57120149A (en) 1982-07-27
JPS6153751B2 JPS6153751B2 (en) 1986-11-19

Family

ID=16239415

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56189322A Granted JPS57120149A (en) 1981-11-27 1981-11-27 Communication controller

Country Status (1)

Country Link
JP (1) JPS57120149A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5259534A (en) * 1975-11-11 1977-05-17 Panafacom Ltd Data transfer system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5259534A (en) * 1975-11-11 1977-05-17 Panafacom Ltd Data transfer system

Also Published As

Publication number Publication date
JPS6153751B2 (en) 1986-11-19

Similar Documents

Publication Publication Date Title
JPS5793422A (en) Dma controller
JPS57120149A (en) Communication controller
JPS56110125A (en) Data processing device
JPS5495133A (en) Input/output processing control system
JPS5798007A (en) Unit for controlling remote input and output in programmable logical controller
JPS57111729A (en) Channel switching and branching device
JPS54150939A (en) Bus control system
JPS56137754A (en) Control system of information transferring
JPS57196337A (en) Process input and output device
JPS5790733A (en) Bus controlling system
JPS5478638A (en) Input/output control circuit
JPS57155634A (en) Shared controlling system of input and output device
JPS57136239A (en) Device address switching system
JPS575141A (en) Bus control system
JPS57199357A (en) Data transmission controller
JPS5864562A (en) Signal processor
JPS5775345A (en) Controller of communication circuit
JPS5578651A (en) Data highway system
JPS5537679A (en) Multiprocessor system
JPS6476251A (en) Data bus terminal equipment
JPS6476259A (en) Control system for dual cpu system
JPS56135252A (en) Computer system for process control
JPS5741055A (en) Circuit processing control system
JPS57162015A (en) Common input/output bus controlling system
JPS6491235A (en) Control system for counter circuit