JPS57118651A - Method and device for drawing, testing and producing electronic circuit and method of forming saie device - Google Patents

Method and device for drawing, testing and producing electronic circuit and method of forming saie device

Info

Publication number
JPS57118651A
JPS57118651A JP56173175A JP17317581A JPS57118651A JP S57118651 A JPS57118651 A JP S57118651A JP 56173175 A JP56173175 A JP 56173175A JP 17317581 A JP17317581 A JP 17317581A JP S57118651 A JPS57118651 A JP S57118651A
Authority
JP
Japan
Prior art keywords
circuit
breadboard
electronic components
testing
parchment
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56173175A
Other languages
English (en)
Japanese (ja)
Other versions
JPH021388B2 (enExample
Inventor
Hitsube Erunsutoootsutoo
Deii Noritsushi Jieimusu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ERUNSUTOO OTSUTOO HITSUBE
Original Assignee
ERUNSUTOO OTSUTOO HITSUBE
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ERUNSUTOO OTSUTOO HITSUBE filed Critical ERUNSUTOO OTSUTOO HITSUBE
Publication of JPS57118651A publication Critical patent/JPS57118651A/ja
Publication of JPH021388B2 publication Critical patent/JPH021388B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09BEDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
    • G09B23/00Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes
    • G09B23/06Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics
    • G09B23/18Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism
    • G09B23/183Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism for circuits
    • G09B23/185Models for scientific, medical, or mathematical purposes, e.g. full-sized devices for demonstration purposes for physics for electricity or magnetism for circuits for building block systems
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/16Inspection; Monitoring; Aligning
    • H05K2203/162Testing a finished product, e.g. heat cycle testing of solder joints
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0005Apparatus or processes for manufacturing printed circuits for designing circuits by computer

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Educational Administration (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Business, Economics & Management (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Educational Technology (AREA)
  • Mathematical Analysis (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP56173175A 1980-10-31 1981-10-30 Method and device for drawing, testing and producing electronic circuit and method of forming saie device Granted JPS57118651A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US20338780A 1980-10-31 1980-10-31

Publications (2)

Publication Number Publication Date
JPS57118651A true JPS57118651A (en) 1982-07-23
JPH021388B2 JPH021388B2 (enExample) 1990-01-11

Family

ID=22753776

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56173175A Granted JPS57118651A (en) 1980-10-31 1981-10-30 Method and device for drawing, testing and producing electronic circuit and method of forming saie device

Country Status (4)

Country Link
EP (1) EP0051304B1 (enExample)
JP (1) JPS57118651A (enExample)
AT (1) ATE24788T1 (enExample)
DE (1) DE3175820D1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE366450T1 (de) * 2001-01-02 2007-07-15 Addest Technovation Pte Ltd Breadboard für ausbildungszwecke
CN103714735B (zh) * 2014-01-20 2016-01-20 李彦 直连式组合实验板
AU2020389193A1 (en) * 2019-11-22 2022-07-07 Slim Circuits Pty Ltd Electronics circuit board design tool
CN112258948B (zh) * 2020-11-03 2022-07-12 重庆广播电视大学重庆工商职业学院 Pcb电路板电路模拟分析演示教学装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3510963A (en) * 1968-08-28 1970-05-12 Hickok Teaching Systems Inc Teaching system
FR2032244A5 (enExample) * 1969-02-24 1970-11-20 Enregistrement Elec Feed
DE2043920A1 (de) * 1970-09-04 1972-03-09 Sprenger Albin Kg Experimentiergerät für elektronische Versuche
DE2147068C3 (de) * 1971-09-21 1982-03-25 P-E-K-Electronic Dr.Ing. Paul E. Klein Gmbh, 7992 Tettnang Logischer Schaltungsbaustein für Lehrzwecke
FI57028C (fi) * 1978-10-23 1980-05-12 Kone Oy Undervisningsanordning foer anvaendning vid elektronisk skolning

Also Published As

Publication number Publication date
JPH021388B2 (enExample) 1990-01-11
EP0051304A2 (en) 1982-05-12
EP0051304B1 (en) 1987-01-07
DE3175820D1 (en) 1987-02-12
EP0051304A3 (en) 1983-07-13
ATE24788T1 (de) 1987-01-15

Similar Documents

Publication Publication Date Title
JPS5660099A (en) Electronic testing device for circuit board
GB2201804B (en) Optically aligning test apparatus to printed circuit boards.
GB2019011B (en) Testing apparatus for testing printed circuit board
DE3065137D1 (en) Electrical test probe for use in testing circuits on printed circuit boards and the like
DE69018668D1 (de) Elektro-optisches Inspektionsgerät für gedruckte Leiterplatten mit darauf montierten Bauelementen.
DE3479341D1 (en) Adapter for a printed-circuit board testing device
JPS57118651A (en) Method and device for drawing, testing and producing electronic circuit and method of forming saie device
ATE56277T1 (de) Verfahren zur pruefung einer leiterplatte.
SE7611498L (sv) Elektrisk provningsanordning
SE8102820L (sv) Anordning for fixering av elektriska anslutningselement pa kretskort
DE3779623D1 (de) Vorrichtung zum pruefen von elektrischen leiterplatten.
TW358885B (en) Apparatus and method for testing non-componented printed circuit boards
JPS52122869A (en) Device for assembling electronic circuit parts on printed circuit substrate
EP0341944A3 (en) Improvements in or relating to methods of and apparatus for registration
DE59006468D1 (de) Vorrichtung zum Testen von elektronischen Bauelementen mit einer Ladestation, einer Teststation und einer Entladestation für die Bauelemente.
JPS5723869A (en) Function testing method
GB9507089D0 (en) Apparatus for enabling a pin to make contact with a point on an electronic or other assembly to be tested
JPS5441466A (en) Device for inspecting electronic apparatus circuit assembly
CN203705475U (zh) 集成电路测试压紧装置
JPS53123868A (en) Method of producing multilayer printed circuit board provided with multiple through holes
KR880001639Y1 (ko) 자흡력으로 회로가 연결되는 조립식 전자회로 교습기
JPS578463A (en) Method and apparatus for inspecting printed circuit board
JPS5679262A (en) Testing method for leadless parts
JPS57104297A (en) Printed circuit board with test pattern
JPS5797468A (en) Structure of printed substrate