JPS57117199A - Memory device possible for remote supervisory - Google Patents

Memory device possible for remote supervisory

Info

Publication number
JPS57117199A
JPS57117199A JP56003673A JP367381A JPS57117199A JP S57117199 A JPS57117199 A JP S57117199A JP 56003673 A JP56003673 A JP 56003673A JP 367381 A JP367381 A JP 367381A JP S57117199 A JPS57117199 A JP S57117199A
Authority
JP
Japan
Prior art keywords
memory
circuit
content
written
given
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP56003673A
Other languages
Japanese (ja)
Inventor
Yukio Takimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP56003673A priority Critical patent/JPS57117199A/en
Publication of JPS57117199A publication Critical patent/JPS57117199A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1608—Error detection by comparing the output signals of redundant hardware

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)

Abstract

PURPOSE:To reduce the confirming time of existing memory without interrupting an actual operation, by comparing the same content written in each memory of in-use and spare use with the content of spare memory during actual operation of the in-use memory. CONSTITUTION:When address control signals 41-4n are given to designation circuits 21-2n, data are written in memories 11-1n. The memory 1i is succeedingly read out at the circuit 2i, and the read out data are given to a controller via a selection circuit 5 as an in-use output 8. In this case, when the write-in data to the memory 1i is also written in the memory 1j, the content of the memory 1j is also applied to the circuit 5 with the address designation, and the circuit 5 gives the content of the memory 1j as a reference output 52 to a discidence detection circuit 6 according to a signal 51. The circuit 6 compares outputs 8 and 52 in bit unit, and the discidence signal is given to monitor lines via an interface 7.
JP56003673A 1981-01-12 1981-01-12 Memory device possible for remote supervisory Pending JPS57117199A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56003673A JPS57117199A (en) 1981-01-12 1981-01-12 Memory device possible for remote supervisory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56003673A JPS57117199A (en) 1981-01-12 1981-01-12 Memory device possible for remote supervisory

Publications (1)

Publication Number Publication Date
JPS57117199A true JPS57117199A (en) 1982-07-21

Family

ID=11563936

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56003673A Pending JPS57117199A (en) 1981-01-12 1981-01-12 Memory device possible for remote supervisory

Country Status (1)

Country Link
JP (1) JPS57117199A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6245266A (en) * 1985-08-22 1987-02-27 Matsushita Graphic Commun Syst Inc Method for remote fault diagnosis and fault repair of communication terminal equipment

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6245266A (en) * 1985-08-22 1987-02-27 Matsushita Graphic Commun Syst Inc Method for remote fault diagnosis and fault repair of communication terminal equipment

Similar Documents

Publication Publication Date Title
SE7607019L (en) DEVICE FOR NUMERICALLY CONTROLLED TOOL MACHINES
EP0300166A3 (en) Cache memory having a resiliency in processing a variety of address faults
GB1384408A (en) Programmers for controllers
KR890005003B1 (en) Display control apparatus for controlling to write image data to a plurality of memory planes
JPS57117199A (en) Memory device possible for remote supervisory
JPS56160877A (en) Controller for welding machine
JPS5798007A (en) Unit for controlling remote input and output in programmable logical controller
JPS57162050A (en) Exclusive control system
JPS56156986A (en) Semiconductor storage device
JPS5474644A (en) Control system of microprogram
JPS57167200A (en) Memory backup circuit
JPS6446151A (en) Information processor
JPS6435641A (en) Data monitoring system for bus
JPS6421657A (en) Priority setting system
JPS5547522A (en) Control system of input and output device
JPS57187753A (en) Status recording system for information processing device
JPS5782298A (en) Diagnostic system for storage device
JPS5746386A (en) Semiconductor storage device
JPS6415856A (en) Direct memory access system
JPS54114927A (en) Current consumption reduction system for memory unit
MY102018A (en) A memory device
JPS6444198A (en) Simple function testing device for remote supervisory and controlling equipment
JPS57208692A (en) Defect and trouble relieving system for storage device
JPS5748125A (en) Channel device
JPS5730051A (en) Error detecting system for control memory