JPS57112142A - System for discrimination of training signal - Google Patents
System for discrimination of training signalInfo
- Publication number
- JPS57112142A JPS57112142A JP55185694A JP18569480A JPS57112142A JP S57112142 A JPS57112142 A JP S57112142A JP 55185694 A JP55185694 A JP 55185694A JP 18569480 A JP18569480 A JP 18569480A JP S57112142 A JPS57112142 A JP S57112142A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- value
- constant
- detecting circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/01—Equalisers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To improve the durability against momentary break of the system, by detecting that the level of frequency components of a binary signal, which is included in a training signal preceding phase modulation data, is constant to discriminate the training signal. CONSTITUTION:When a training pattern having a frequency spectrum of 1.7kHz carrier and its both side-bands 0.5kHz and 2.9kHz, this training pattern is demodulated by multipliers 91 and 92 to become a signal of 1.2kHz and becomes further a signal of 2.4kHz by absolute value square circuits 111 and 112 and is multiplied by the control output of an AGC loop ina multiplying part 15 to become a signal of a constant level and becomes a DC output by an effective value detecting circuit 19. Similarly, the carrier becoms a DC output by an effective value detecting circuit 20. These DC outputs are added by an adder 27 and are integrated by a time constant circuit 28, and simultaneously, their average value is obtained by an average value detecting circuit 30; and when the average value is subtracted from the integral value by an adding part 31, an output (G) becomes a constant value A. When data is inputted, a positive value is added to the output (G) gradually.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55185694A JPS57112142A (en) | 1980-12-29 | 1980-12-29 | System for discrimination of training signal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55185694A JPS57112142A (en) | 1980-12-29 | 1980-12-29 | System for discrimination of training signal |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57112142A true JPS57112142A (en) | 1982-07-13 |
JPS647703B2 JPS647703B2 (en) | 1989-02-09 |
Family
ID=16175222
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55185694A Granted JPS57112142A (en) | 1980-12-29 | 1980-12-29 | System for discrimination of training signal |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57112142A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5897928A (en) * | 1981-12-08 | 1983-06-10 | Fujitsu Ltd | Training detection system |
JPS59208949A (en) * | 1983-05-13 | 1984-11-27 | Ricoh Co Ltd | Synchronism detecting system for data transmission |
-
1980
- 1980-12-29 JP JP55185694A patent/JPS57112142A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5897928A (en) * | 1981-12-08 | 1983-06-10 | Fujitsu Ltd | Training detection system |
JPS59208949A (en) * | 1983-05-13 | 1984-11-27 | Ricoh Co Ltd | Synchronism detecting system for data transmission |
Also Published As
Publication number | Publication date |
---|---|
JPS647703B2 (en) | 1989-02-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
MY131094A (en) | Interference detection technique. | |
JPS57112142A (en) | System for discrimination of training signal | |
JPS5478009A (en) | Disturbing signal elimination unit | |
JPS5587131A (en) | Dimming system of electronic flash | |
JPS6437173A (en) | Digital clipping device | |
JPS56114071A (en) | Arithmetic circuit | |
JPS5367401A (en) | Processing circuit of input angle modulated wave signal in demodulationcircuit of angle modulated wave signal reproduced from multichannel discerecorder | |
JPS5741068A (en) | Call signal generator | |
JPS576423A (en) | Demodulating circuit of mfm modulation signal | |
JPS52106625A (en) | Reflexion special effective unit | |
JPS5745764A (en) | Reference carrier reproducing circuit | |
JPS57161747A (en) | Method and device for selecting decomposition condition | |
KR920007433A (en) | Adaptive Digital Contour Compensation Noise Canceling Circuit | |
JPS5384670A (en) | Demodulating system for multilevel carrier digital signal | |
JPS552927A (en) | Automatic time correction device | |
SU920754A1 (en) | Scanning operational amplifier | |
JPS554107A (en) | Signal transmission system | |
JPS5741022A (en) | Automatic equalizer | |
JPS5757096A (en) | Correlation tracking device | |
JPS57121355A (en) | Automatic control system for carrier phase | |
SU1007055A1 (en) | Follow-up filter for processing signal with suppressed carrier frequency, phase of which is modulated by binary pseudorandom sequence law | |
JPS5627581A (en) | Signal processor | |
JPS5237479A (en) | Signal selection circuit | |
JPS52150927A (en) | Draw-out circuit of code signal | |
JPS56137720A (en) | Receiving circuit for amplitude-modulated wave |