JPS57111872A - List processing system - Google Patents

List processing system

Info

Publication number
JPS57111872A
JPS57111872A JP18821780A JP18821780A JPS57111872A JP S57111872 A JPS57111872 A JP S57111872A JP 18821780 A JP18821780 A JP 18821780A JP 18821780 A JP18821780 A JP 18821780A JP S57111872 A JPS57111872 A JP S57111872A
Authority
JP
Japan
Prior art keywords
cpu20
processor
bmm21
bmm
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18821780A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6122824B2 (enrdf_load_stackoverflow
Inventor
Takeshi Shinoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP18821780A priority Critical patent/JPS57111872A/ja
Publication of JPS57111872A publication Critical patent/JPS57111872A/ja
Publication of JPS6122824B2 publication Critical patent/JPS6122824B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0253Garbage collection, i.e. reclamation of unreferenced memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Devices For Executing Special Programs (AREA)
JP18821780A 1980-12-27 1980-12-27 List processing system Granted JPS57111872A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18821780A JPS57111872A (en) 1980-12-27 1980-12-27 List processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18821780A JPS57111872A (en) 1980-12-27 1980-12-27 List processing system

Publications (2)

Publication Number Publication Date
JPS57111872A true JPS57111872A (en) 1982-07-12
JPS6122824B2 JPS6122824B2 (enrdf_load_stackoverflow) 1986-06-03

Family

ID=16219810

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18821780A Granted JPS57111872A (en) 1980-12-27 1980-12-27 List processing system

Country Status (1)

Country Link
JP (1) JPS57111872A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0731619B2 (ja) * 1985-01-11 1995-04-10 バロ−ス・コ−ポレ−ション 変数を含まない関数型言語コードを用いる2進有向グラフとしてストアされたプログラムを評価する縮小プロセッサのためのシステムアロケータ
JPH083801B2 (ja) * 1985-01-11 1996-01-17 バロ−ス・コ−ポレ−ション 度数を含まない関数型言語コ−ドを用いる2進有向グラフとしてストアされたプログラムを評価する縮小プロセッサのためのシステムアロケ−タ

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0731619B2 (ja) * 1985-01-11 1995-04-10 バロ−ス・コ−ポレ−ション 変数を含まない関数型言語コードを用いる2進有向グラフとしてストアされたプログラムを評価する縮小プロセッサのためのシステムアロケータ
JPH083801B2 (ja) * 1985-01-11 1996-01-17 バロ−ス・コ−ポレ−ション 度数を含まない関数型言語コ−ドを用いる2進有向グラフとしてストアされたプログラムを評価する縮小プロセッサのためのシステムアロケ−タ

Also Published As

Publication number Publication date
JPS6122824B2 (enrdf_load_stackoverflow) 1986-06-03

Similar Documents

Publication Publication Date Title
JPS6446852A (en) Memory control system
EP0268865A3 (en) Method and apparatus to provide faster update time during an improved subsystem checkpoint cycle
JPS6446853A (en) Memory control system for digital computer system
JPS5534334A (en) Data processing system having data base
JPS57111872A (en) List processing system
JPS5549779A (en) Standard memory take-in method
JPS56114062A (en) Multiplex information process system
JPS5733471A (en) Memory access control system for multiprocessor
JPS57153356A (en) Auxiliary storage controller
JPS5476026A (en) Residing process method for non-resident service module
JPS5730044A (en) List processor having virtual memory
JPS5544668A (en) Rounding operation control system
JPS6441043A (en) Parallel garbage collector system for list processing
JPS5622280A (en) Replacement processing system
JPS55157054A (en) Disc cash unit
JPS5658196A (en) Memory device having memory part for test
JPS5651097A (en) Main storage control device
JPS5697155A (en) Multidata processing system
JPS5587390A (en) Overflow detection system
JPS5442941A (en) Store buffer control system
JPS549535A (en) Composite type buffer memory
JPS57189252A (en) Program controlling method
JPS5553715A (en) Initial program loading system
JPS556666A (en) Control system for common-use resources
JPS5336441A (en) Test and setting system