JPS57108775A - A/n radar display system - Google Patents
A/n radar display systemInfo
- Publication number
- JPS57108775A JPS57108775A JP18588080A JP18588080A JPS57108775A JP S57108775 A JPS57108775 A JP S57108775A JP 18588080 A JP18588080 A JP 18588080A JP 18588080 A JP18588080 A JP 18588080A JP S57108775 A JPS57108775 A JP S57108775A
- Authority
- JP
- Japan
- Prior art keywords
- radar
- synchronous
- signal
- clock signal
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
- G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
- G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
- G01S7/04—Display arrangements
- G01S7/06—Cathode-ray tube displays or other two dimensional or three-dimensional displays
- G01S7/22—Producing cursor lines and indicia by electronic means
Abstract
PURPOSE:To display a large number of symbols, by sampling and storing the radar signal synchronously with the switching of range and then reading the radar signal synchronously with the radar sweep. CONSTITUTION:A radar signal VS1 is applied to a sample holding A/D converting circuit 1 to be sampled by a cross signal SC1 synchronous with the switching of range and then is subjected to A/D conversion. This output is stored alternately in buffer memories 4 and 7 by a write clock signal WC1 synchronous with a clock signal SC1 via gate circuits 2 and 3. Then the contents of the memories 4 and 7 are read alternately by a read clock signal RC1 synchronous with the radar sweep and via gates 6 and 8 to be displayed after being subjected to D/A conversion 10. Thus the A/N display time is set long to display a number of symbols.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18588080A JPS57108775A (en) | 1980-12-26 | 1980-12-26 | A/n radar display system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18588080A JPS57108775A (en) | 1980-12-26 | 1980-12-26 | A/n radar display system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57108775A true JPS57108775A (en) | 1982-07-06 |
Family
ID=16178486
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18588080A Pending JPS57108775A (en) | 1980-12-26 | 1980-12-26 | A/n radar display system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57108775A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6453181A (en) * | 1987-08-24 | 1989-03-01 | Mitsubishi Electric Corp | Video display circuit for radar indicator |
JP2009058512A (en) * | 2007-08-31 | 2009-03-19 | Furuno Electric Co Ltd | Radar device, similar device, and image display method |
-
1980
- 1980-12-26 JP JP18588080A patent/JPS57108775A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6453181A (en) * | 1987-08-24 | 1989-03-01 | Mitsubishi Electric Corp | Video display circuit for radar indicator |
JP2009058512A (en) * | 2007-08-31 | 2009-03-19 | Furuno Electric Co Ltd | Radar device, similar device, and image display method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK60079A (en) | Asynchronous internally clocked sequential digital word detector | |
GB1457142A (en) | Signal band width compression | |
JPS56161734A (en) | Interface device for pcm signal | |
JPS57108775A (en) | A/n radar display system | |
JPS56114196A (en) | Ram circuit | |
SU1190499A1 (en) | Digital delay line | |
SU807184A1 (en) | Correlator of complex signals | |
SU1465911A1 (en) | Memory device | |
JPS5736488A (en) | Memory controller | |
SU151722A1 (en) | Method for measuring pulse amplitude in a single burst | |
JPS5775046A (en) | Phose absorbing circuit | |
SU1405062A1 (en) | Device for measuring frequencies of arrival of comand groupes | |
SU1711205A1 (en) | Object image converter | |
SU1439673A1 (en) | Apparatus for displaying symbolic and graphic information | |
SU1275547A1 (en) | Multichannel storage | |
SU1571646A1 (en) | Device for presentation of information | |
SU1575237A1 (en) | Buffer memory | |
SU1198764A1 (en) | Television standard converter | |
SU1472920A1 (en) | Electric signal digital recorder | |
SU1249546A1 (en) | Device for reproducing lag functions | |
SU1735878A1 (en) | Device for identifying recognition objects | |
SU363977A1 (en) | ||
SU661606A1 (en) | Buffer register storage cell | |
SU1378059A1 (en) | Digital register of single pulses | |
SU1667082A1 (en) | Majority gate |