JPS57100692A - Control circuit for control storage writing retrying - Google Patents

Control circuit for control storage writing retrying

Info

Publication number
JPS57100692A
JPS57100692A JP17655180A JP17655180A JPS57100692A JP S57100692 A JPS57100692 A JP S57100692A JP 17655180 A JP17655180 A JP 17655180A JP 17655180 A JP17655180 A JP 17655180A JP S57100692 A JPS57100692 A JP S57100692A
Authority
JP
Japan
Prior art keywords
logic
retrying
writing
output
microprogram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP17655180A
Other languages
Japanese (ja)
Inventor
Takashi Aoki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP17655180A priority Critical patent/JPS57100692A/en
Publication of JPS57100692A publication Critical patent/JPS57100692A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • G06F9/24Loading of the microprogram

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)

Abstract

PURPOSE:To discriminate whether retrying is possible or not, through relatively small scale hardware by making a comparison between the addresses of banks to which microprograms being executed and at a writing destination belong respectively. CONSTITUTION:The bank address of an execution microprogram in an execution-instruction address register 31 and that of a writing-destination microprogram in a writing-destination address register 32 are compared mutually by a comparing circuit 33, which when the both are coincident, generates a logic-1 output. When a writing timing signal WCS is supplied to an AND gate 34, the logic 1 is inputted to a j-kFF35 through the gate 34 and the FF35 has a logic-1 output. If the output of the FF35 has the logic 1 when an error occurs, retrying is made to be impossible and the processing of recovering the execution microprogram is performed by using an external device. When the output of the FF35 has logic 0, on the other hand, the retrying as to control storage 36 is enabled.
JP17655180A 1980-12-16 1980-12-16 Control circuit for control storage writing retrying Pending JPS57100692A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17655180A JPS57100692A (en) 1980-12-16 1980-12-16 Control circuit for control storage writing retrying

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17655180A JPS57100692A (en) 1980-12-16 1980-12-16 Control circuit for control storage writing retrying

Publications (1)

Publication Number Publication Date
JPS57100692A true JPS57100692A (en) 1982-06-22

Family

ID=16015555

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17655180A Pending JPS57100692A (en) 1980-12-16 1980-12-16 Control circuit for control storage writing retrying

Country Status (1)

Country Link
JP (1) JPS57100692A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9651179B2 (en) 2012-05-02 2017-05-16 Norma Germany Gmbh Profile clamp

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9651179B2 (en) 2012-05-02 2017-05-16 Norma Germany Gmbh Profile clamp

Similar Documents

Publication Publication Date Title
GB1055704A (en) Improvements relating to electronic data processing systems
JPS57100692A (en) Control circuit for control storage writing retrying
JPS5744294A (en) Alternating memory control system
JPS55157022A (en) Output circuit for microcomputer
JPS5694596A (en) Memory control system
JPS5622291A (en) Bit error correction method for memory
JPS57200985A (en) Buffer memory device
JPS5736500A (en) Memory check system
JPS573156A (en) Central processing device
JPS56121155A (en) Address coincidence detection circuit
JPS56134383A (en) Data processor
JPS5730180A (en) Virtual computer system
JPS57132258A (en) Readout system for plural word data
JPS5597078A (en) Address decoder circuit
JPS56149626A (en) Channel device
JPS57169858A (en) Data processor
JPS5730181A (en) Control system for buffer invalidation
JPS5733496A (en) Data processor
JPS5564693A (en) Buffer memory unit
JPS57114945A (en) Microprogram controller
JPS5677999A (en) Ecc circuit diagnosing system for memory device
JPS5727342A (en) Error checking system for error detecting correcting circuit
JPS57100698A (en) Error correction system
JPS5781650A (en) Data processor
JPS56162151A (en) Information processing device