JPS569844A - Instruction fetch processing system - Google Patents
Instruction fetch processing systemInfo
- Publication number
- JPS569844A JPS569844A JP8540079A JP8540079A JPS569844A JP S569844 A JPS569844 A JP S569844A JP 8540079 A JP8540079 A JP 8540079A JP 8540079 A JP8540079 A JP 8540079A JP S569844 A JPS569844 A JP S569844A
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- buffer
- resides
- cpu4
- instruction fetch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Advance Control (AREA)
Abstract
PURPOSE: To increase a processing speed on the whole by discriminating and sending an instruction fetch request, corresponding to whether an instruction to be executed next resides on an instruction buffer, to a buffer memory side.
CONSTITUTION: The processing system consists of main memory unit 1, buffer memory part 2, buffer memory controller 3, CPU4 and instruction buffer 5. Depending upon whether an instruction to be executed next resides on buffer 5 when CPU4 starts instruction prefetch operation and one-cycle operation, CPU4 sends different instruction fetch requests. Namely, when it resides, the 1st instruction fetch request IPFREQ is sent out and when not, the 2nd instruction fetch request IFREQ is sent out. Unit 3 having received request IPFREQ, when a desired instruction to be prefetched resides on memory 2, reads it to send instruction end signal IEND to CPU4 and also to transfer it to buffer 5.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8540079A JPS569844A (en) | 1979-07-05 | 1979-07-05 | Instruction fetch processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8540079A JPS569844A (en) | 1979-07-05 | 1979-07-05 | Instruction fetch processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS569844A true JPS569844A (en) | 1981-01-31 |
Family
ID=13857724
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8540079A Pending JPS569844A (en) | 1979-07-05 | 1979-07-05 | Instruction fetch processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS569844A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6356731A (en) * | 1986-08-27 | 1988-03-11 | Mitsubishi Electric Corp | Data processor |
-
1979
- 1979-07-05 JP JP8540079A patent/JPS569844A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6356731A (en) * | 1986-08-27 | 1988-03-11 | Mitsubishi Electric Corp | Data processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS547252A (en) | Program control system | |
JPS5326539A (en) | Data exchenge system | |
JPS55153024A (en) | Bus control system | |
JPS569844A (en) | Instruction fetch processing system | |
JPS57182257A (en) | Data interchange system of data processing system | |
JPS5398741A (en) | High level recording and processing system | |
JPS57176465A (en) | Main storage control system | |
JPS53124939A (en) | Request selection system | |
JPS5415246A (en) | Device for controlling elevator cage | |
JPS5534316A (en) | Store buffer control system | |
JPS57206974A (en) | Shared memory control circuit | |
JPS5674738A (en) | Transfer system of display data | |
JPS57103530A (en) | Channel controlling system | |
JPS5419338A (en) | Control system for data transfer | |
JPS55157027A (en) | Input and output transfer control unit | |
JPS5563423A (en) | Data transfer system | |
JPS5572273A (en) | Multi-cpu system | |
JPS55146559A (en) | Data processing unit | |
JPS5489434A (en) | Memory access control processing system | |
JPS5654509A (en) | Sequence controller | |
JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
JPS57193827A (en) | Interruption controlling system | |
JPS5621262A (en) | Memory unit | |
JPS54159830A (en) | Data interrupt control unit | |
JPS5487140A (en) | Data transfer control system |