JPS5690626A - Driving circuit with latch function - Google Patents
Driving circuit with latch functionInfo
- Publication number
- JPS5690626A JPS5690626A JP16879679A JP16879679A JPS5690626A JP S5690626 A JPS5690626 A JP S5690626A JP 16879679 A JP16879679 A JP 16879679A JP 16879679 A JP16879679 A JP 16879679A JP S5690626 A JPS5690626 A JP S5690626A
- Authority
- JP
- Japan
- Prior art keywords
- output terminal
- gate output
- load capacity
- gate
- capacity
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
Abstract
PURPOSE:To retain information securely by discharging a load capacity to the earth level when a reset pulse is applied. CONSTITUTION:As a reset pulse which is never superposed upon a clock signal is inputted, floating capacity Cs and load capacity CL are discharged to the earth level via FETs Q2 and Q6 and outputs of gate output terminal A and driving output terminal B are held at the earth level. Next, as a set pulse is inputted, FETQ1 charges only floating capacity Cs since FETQ5 is off, and gate output terminal A is held at the power level by the charging. At this time, channel capacitor C1 is formed, and when a clock signal is applied, the potential of gate output terminal A rises through the coupling of the capacitor. Since FETQ5 stays cut off, load capacity CL is isolated from gate output terminal A and the potential of gate output terminal A rises securely to drive the gate of driving FETQ3 strongly, charging load capacity CL rapidly to the power level.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16879679A JPS5690626A (en) | 1979-12-24 | 1979-12-24 | Driving circuit with latch function |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16879679A JPS5690626A (en) | 1979-12-24 | 1979-12-24 | Driving circuit with latch function |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5690626A true JPS5690626A (en) | 1981-07-22 |
Family
ID=15874626
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16879679A Pending JPS5690626A (en) | 1979-12-24 | 1979-12-24 | Driving circuit with latch function |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5690626A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1989005547A1 (en) * | 1987-12-01 | 1989-06-15 | International Business Machines Corporation | A multi-emitter bicmos logic circuit family with superior performance |
US5113087A (en) * | 1988-07-22 | 1992-05-12 | Kabushiki Kaisha Toshiba | Output circuit |
JP2013168944A (en) * | 2013-02-22 | 2013-08-29 | Semiconductor Energy Lab Co Ltd | Semiconductor device, display device, and electronic apparatus |
US8841680B2 (en) | 2001-08-10 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2014222892A (en) * | 2014-06-18 | 2014-11-27 | 株式会社半導体エネルギー研究所 | Semiconductor device, display device, and electronic apparatus |
JP2015144459A (en) * | 2015-03-04 | 2015-08-06 | 株式会社半導体エネルギー研究所 | Semiconductor device and display device |
-
1979
- 1979-12-24 JP JP16879679A patent/JPS5690626A/en active Pending
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1989005547A1 (en) * | 1987-12-01 | 1989-06-15 | International Business Machines Corporation | A multi-emitter bicmos logic circuit family with superior performance |
US5113087A (en) * | 1988-07-22 | 1992-05-12 | Kabushiki Kaisha Toshiba | Output circuit |
US8841680B2 (en) | 2001-08-10 | 2014-09-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9343485B2 (en) | 2001-08-10 | 2016-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9601525B2 (en) | 2001-08-10 | 2017-03-21 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
US9893094B2 (en) | 2001-08-10 | 2018-02-13 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP2013168944A (en) * | 2013-02-22 | 2013-08-29 | Semiconductor Energy Lab Co Ltd | Semiconductor device, display device, and electronic apparatus |
JP2014222892A (en) * | 2014-06-18 | 2014-11-27 | 株式会社半導体エネルギー研究所 | Semiconductor device, display device, and electronic apparatus |
JP2015144459A (en) * | 2015-03-04 | 2015-08-06 | 株式会社半導体エネルギー研究所 | Semiconductor device and display device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5745623A (en) | Bidirectional input and output circuit | |
IE813069L (en) | Buffer circuit | |
US4408168A (en) | Delay circuit oscillator having unequal on and off times | |
JPS5690626A (en) | Driving circuit with latch function | |
JPS57103426A (en) | Pulse generating circuit | |
JPS5623025A (en) | Circuit device | |
JPS574616A (en) | Power-on resetting circuit | |
EP0006531A3 (en) | Push-pull driver circuit and its use in a programmed logic array | |
GB1356217A (en) | Electronic latch circuit | |
JPS57166734A (en) | Electronic circuit | |
SU458088A1 (en) | Multiphase multivibrator | |
JPS564932A (en) | Tristate circuit | |
JPS6439113A (en) | Pulse generating circuit with pulse width varying function | |
JPS57181223A (en) | Frequency discriminator | |
SU451191A1 (en) | Analog to Pulse Rate Converter | |
JPS56119994A (en) | Driving method of charge-transfer device | |
JPS56116330A (en) | Output interface circuit | |
SU387502A1 (en) | MULTIVI'BRATOR ON TIR TRANSISTORS | |
JPS56145478A (en) | Exciting-voltage optimizing method of ink jet recorder | |
JPS5511624A (en) | Holding device of multiple selection signal | |
JPS5287917A (en) | Noise delection circuit | |
JPS5520054A (en) | Differential amplifier | |
JPS55142219A (en) | Infrared detector | |
JPS5732667A (en) | Pickup element for solid | |
JPS55101197A (en) | Driving circuit of charge transfer element |