JPS568924A - Synchronous type universal counter - Google Patents
Synchronous type universal counterInfo
- Publication number
- JPS568924A JPS568924A JP8469179A JP8469179A JPS568924A JP S568924 A JPS568924 A JP S568924A JP 8469179 A JP8469179 A JP 8469179A JP 8469179 A JP8469179 A JP 8469179A JP S568924 A JPS568924 A JP S568924A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- output
- type universal
- synchronous type
- universal counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/40—Monitoring; Error detection; Preventing or correcting improper counter operation
Landscapes
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8469179A JPS568924A (en) | 1979-07-04 | 1979-07-04 | Synchronous type universal counter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8469179A JPS568924A (en) | 1979-07-04 | 1979-07-04 | Synchronous type universal counter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS568924A true JPS568924A (en) | 1981-01-29 |
| JPS6217898B2 JPS6217898B2 (enrdf_load_stackoverflow) | 1987-04-20 |
Family
ID=13837684
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8469179A Granted JPS568924A (en) | 1979-07-04 | 1979-07-04 | Synchronous type universal counter |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS568924A (enrdf_load_stackoverflow) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58171129A (ja) * | 1982-03-31 | 1983-10-07 | Matsushita Electric Ind Co Ltd | プログラマブル分周回路 |
| JPH01256223A (ja) * | 1988-03-07 | 1989-10-12 | Digital Equip Corp <Dec> | ロード可能なリプルカウンタ |
-
1979
- 1979-07-04 JP JP8469179A patent/JPS568924A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58171129A (ja) * | 1982-03-31 | 1983-10-07 | Matsushita Electric Ind Co Ltd | プログラマブル分周回路 |
| JPH01256223A (ja) * | 1988-03-07 | 1989-10-12 | Digital Equip Corp <Dec> | ロード可能なリプルカウンタ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6217898B2 (enrdf_load_stackoverflow) | 1987-04-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS568924A (en) | Synchronous type universal counter | |
| JPS53139456A (en) | Clock driver circuit | |
| JPS54154964A (en) | Programable counter | |
| JPS5299031A (en) | Three value input detecting circuit | |
| JPS5455141A (en) | Diagnosing shift circuit | |
| JPS5434644A (en) | Input/output circiut | |
| JPS52130563A (en) | Programable counter | |
| JPS5542024A (en) | Input circuit of electronic clock | |
| JPS5679524A (en) | Conversion circuit for duty cycle | |
| JPS5352348A (en) | Cmos input circuit | |
| JPS53129938A (en) | Multiplex logic device | |
| JPS57194378A (en) | Test circuit of electronic clock | |
| JPS5447976A (en) | Logic arithmetic unit | |
| SU869060A1 (ru) | Делитель частоты импульсов | |
| JPS55136728A (en) | Programmable counter circuit with offset function | |
| JPS57208723A (en) | Double-multiplication circuit | |
| JPS5299057A (en) | Pulse delay circuit | |
| JPS5339845A (en) | Latch circuit | |
| JPS5439532A (en) | Input and output circuit of isolation type | |
| JPS57159129A (en) | Odd-numbered multiple frequency dividing output circuit | |
| JPS55149537A (en) | Counter circuit | |
| JPS5439531A (en) | Input and output port circuit | |
| JPS52130564A (en) | Programable counter | |
| JPS5480659A (en) | Gate pulse generating circuit | |
| JPS5432258A (en) | Exclusive logical sum circuit |