JPS5687330A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPS5687330A
JPS5687330A JP16531579A JP16531579A JPS5687330A JP S5687330 A JPS5687330 A JP S5687330A JP 16531579 A JP16531579 A JP 16531579A JP 16531579 A JP16531579 A JP 16531579A JP S5687330 A JPS5687330 A JP S5687330A
Authority
JP
Japan
Prior art keywords
lead
metallic layer
mold coating
mold
resinous material
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16531579A
Other languages
Japanese (ja)
Inventor
Susumu Nishimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP16531579A priority Critical patent/JPS5687330A/en
Publication of JPS5687330A publication Critical patent/JPS5687330A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Lead Frames For Integrated Circuits (AREA)

Abstract

PURPOSE:To easily remove burrs produced in mold coating by a method wherein when a semiconductor element is applied a mold coating with resinous material, first, a metallic layer is formed on a surface of a lead portion, being mold-coat in succession and further, an etching is applied. CONSTITUTION:The metallic layer 3 is formed within the limit of 2mm. from a part of the lead segment 2 to be expected for applying a mold coating. Then, after the mold coating with epoxy resin 8 has been finished, the part at the lead end left unformed on the metallic layer is coated with wax 9. Subsequently, the lead segment is dipped in an etching liquid of hydrochloric acid and sulfuric acid and the like to remove the metallic layer 3 and the lead part exposed from the resinous material 8 is applied a brushing. Thus, the burrs 8a which is formed by resin flowed out along the lead segmnt 2 at mold coating can readily be removed. Iron and nickel are used for the metallic layer 3 and are preferred to be made less than 50mum thick.
JP16531579A 1979-12-18 1979-12-18 Manufacture of semiconductor device Pending JPS5687330A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16531579A JPS5687330A (en) 1979-12-18 1979-12-18 Manufacture of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16531579A JPS5687330A (en) 1979-12-18 1979-12-18 Manufacture of semiconductor device

Publications (1)

Publication Number Publication Date
JPS5687330A true JPS5687330A (en) 1981-07-15

Family

ID=15809989

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16531579A Pending JPS5687330A (en) 1979-12-18 1979-12-18 Manufacture of semiconductor device

Country Status (1)

Country Link
JP (1) JPS5687330A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63211638A (en) * 1988-01-08 1988-09-02 Nec Home Electronics Ltd Manufacture of resin seal type semiconductor device
US5252783A (en) * 1992-02-10 1993-10-12 Motorola, Inc. Semiconductor package

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63211638A (en) * 1988-01-08 1988-09-02 Nec Home Electronics Ltd Manufacture of resin seal type semiconductor device
US5252783A (en) * 1992-02-10 1993-10-12 Motorola, Inc. Semiconductor package

Similar Documents

Publication Publication Date Title
JPS5687330A (en) Manufacture of semiconductor device
US3141753A (en) Process of making glass-to-metal seals
JPS624862B2 (en)
JPH02139216A (en) Molding method of three-dimensional molding circuit
JPS56161113A (en) Manufacture of forming metallic mold for photo-fiber connector
JPS5792854A (en) Plastic molded type semiconductor device
GB979779A (en) Method of making printed circuits
ATE26860T1 (en) DOUBLE MOLDING PROCESS FOR MANUFACTURING SEPARATION NOZZLE STRUCTURES.
US1979132A (en) Method of making patterns for die structures
JPS607484Y2 (en) Resin molding equipment for electronic parts
JPH01313947A (en) Sealing dies for resin sealed semiconductor device
US3480281A (en) Method of phonograph record fabrication
JPS5613738A (en) Manufacture of semiconductor device
DE19709137A1 (en) Method for producing and magazining at least one metallic micro component
JPS57115317A (en) Manufacture for plastic product with insert member
JPS61113240A (en) Method for sealing electronic parts
JPS6146347A (en) Production of casting mold
JPS5720363A (en) Method of fixing very small ball in position
JPS5528023A (en) Production of covered lens
JPS5515253A (en) Manufacturing method of poured insulation coil
JPS5524833A (en) Method of producing isolated grain abrasive
JPS5518027A (en) Method of fabricating resin mold coil
JPS553201A (en) Manufacture of energy lock-in type piezoelectric filter
JPS5598233A (en) Work for forming fine hole
JPS60217647A (en) Manufacture of resin sealed type semiconductor device