JPS5679535A - Counter control system - Google Patents
Counter control systemInfo
- Publication number
- JPS5679535A JPS5679535A JP15600779A JP15600779A JPS5679535A JP S5679535 A JPS5679535 A JP S5679535A JP 15600779 A JP15600779 A JP 15600779A JP 15600779 A JP15600779 A JP 15600779A JP S5679535 A JPS5679535 A JP S5679535A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- fed
- state
- counter
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
- H03K21/38—Starting, stopping or resetting the counter
Landscapes
- Selective Calling Equipment (AREA)
Abstract
PURPOSE:To enable to control the set state and reset state even with a counter without set and reset terminals, by enabling the clock terminal to transmit selectively the operation as a counter and initial state set. CONSTITUTION:To set the output of D flip-flops Fn-1, Fn, Fn+1... to ''1'', a pulse D1 is fed to an input line 6 and a pulse C1 is fed to an input line 7. The pulses D1, C1 have fine width which does not given any effect on the data, and the relation between D1 and C1 is socontrolled that the pulse C1 is fed while the pulse D is present. Thus when the pulses D1, C1 are fed, the output terminal Q outputs ''1'' independently of the state of D fli-flop. Then, each D flip-flop can be set to the initial state when the outputs are all at ''1''.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15600779A JPS5679535A (en) | 1979-11-30 | 1979-11-30 | Counter control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15600779A JPS5679535A (en) | 1979-11-30 | 1979-11-30 | Counter control system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS5679535A true JPS5679535A (en) | 1981-06-30 |
Family
ID=15618282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15600779A Pending JPS5679535A (en) | 1979-11-30 | 1979-11-30 | Counter control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5679535A (en) |
-
1979
- 1979-11-30 JP JP15600779A patent/JPS5679535A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5316176A (en) | Nc device loaded with sequential controller | |
| JPS5338373A (en) | Ic for watch | |
| JPS5679535A (en) | Counter control system | |
| JPS54154964A (en) | Programable counter | |
| JPS53139456A (en) | Clock driver circuit | |
| JPS5299031A (en) | Three value input detecting circuit | |
| JPS5679524A (en) | Conversion circuit for duty cycle | |
| JPS54121630A (en) | Inter-unit interface system | |
| JPS5679534A (en) | Initial set system | |
| JPS5754431A (en) | Test system | |
| JPS52144909A (en) | Transmission by clock folding | |
| JPS553216A (en) | Gate circuit | |
| JPS57194378A (en) | Test circuit of electronic clock | |
| SU790305A1 (en) | Switching-over device | |
| JPS5676634A (en) | Counting circuit | |
| JPS5412554A (en) | Duty control system | |
| JPS5567236A (en) | Control logical operation circuit | |
| JPS5768929A (en) | Flip-flop circuit | |
| JPS5373951A (en) | Flip-flop circuit | |
| JPS53102639A (en) | Control card | |
| JPS5260544A (en) | Signal converter circuit | |
| JPS5662448A (en) | Synchronizing circuit for asynchronous signal | |
| JPS53148909A (en) | Time-division multiplying circuit | |
| JPS5321561A (en) | Pulse signal circuit | |
| JPS5390815A (en) | Electromagnetic coupling type data input device |