JPS5674898A - Interleave control circuit of memory which performs error correction - Google Patents
Interleave control circuit of memory which performs error correctionInfo
- Publication number
- JPS5674898A JPS5674898A JP15069979A JP15069979A JPS5674898A JP S5674898 A JPS5674898 A JP S5674898A JP 15069979 A JP15069979 A JP 15069979A JP 15069979 A JP15069979 A JP 15069979A JP S5674898 A JPS5674898 A JP S5674898A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- bits
- reading out
- control circuit
- error correction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To make it possible to shorten cycle times for reading out or partial writing by changing cycle time for reading out or partial writing in accordance with existence of error.
CONSTITUTION: Each timing generating circuit 100W400 is formed with a shift register of 5 bits respectively. Acknowledge output 13 and NOT output 14 of shift control OR circuit 1 to which error indicating signals 21W24 are given, are given to the 4th bit and 5th bit of generating circuit 100 through OR circuits 106, 107 and 108, respectively. The other generating circuits 200W400 are formed similarly. As the result of this, logic "1" which is held by each generating circuit 100W400 moves in the order of the 1st, 2nd, 3rd, 5th bits or of the 1stW5th bits. Thus, by changing cycle times, reading out or partial writing cycle time can be shortened.
COPYRIGHT: (C)1981,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15069979A JPS5674898A (en) | 1979-11-22 | 1979-11-22 | Interleave control circuit of memory which performs error correction |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15069979A JPS5674898A (en) | 1979-11-22 | 1979-11-22 | Interleave control circuit of memory which performs error correction |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5674898A true JPS5674898A (en) | 1981-06-20 |
JPS6321224B2 JPS6321224B2 (en) | 1988-05-06 |
Family
ID=15502483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15069979A Granted JPS5674898A (en) | 1979-11-22 | 1979-11-22 | Interleave control circuit of memory which performs error correction |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5674898A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5269071A (en) * | 1991-05-20 | 1993-12-14 | Matsushita Electric Works, Ltd. | Hair and body drying device |
US8695231B2 (en) | 2008-03-13 | 2014-04-15 | Panasonic Corporation | Method for controlling drying of clothes and dryer for clothes |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02117312U (en) * | 1989-03-03 | 1990-09-20 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5176037A (en) * | 1974-12-26 | 1976-07-01 | Fujitsu Ltd |
-
1979
- 1979-11-22 JP JP15069979A patent/JPS5674898A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5176037A (en) * | 1974-12-26 | 1976-07-01 | Fujitsu Ltd |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5269071A (en) * | 1991-05-20 | 1993-12-14 | Matsushita Electric Works, Ltd. | Hair and body drying device |
US8695231B2 (en) | 2008-03-13 | 2014-04-15 | Panasonic Corporation | Method for controlling drying of clothes and dryer for clothes |
Also Published As
Publication number | Publication date |
---|---|
JPS6321224B2 (en) | 1988-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE399979B (en) | INTEGRATED SOLID STATE MEMORY WITH BIT SELECTOR BODY INCLUDING A SHIFT REGISTER | |
JPS5692640A (en) | Data processor | |
JPS55141823A (en) | Data read-out circuit | |
JPS64811A (en) | Pseudo random binary sequence generator | |
JPS5523501A (en) | Shift operation unit | |
JPS5321542A (en) | Error data memory circuit | |
JPS5674898A (en) | Interleave control circuit of memory which performs error correction | |
JPS648717A (en) | Pseudo noise series code generating circuit | |
JPS5641574A (en) | Memory unit | |
JPS5354937A (en) | Non-synchronous sequence circuit | |
JPS5663628A (en) | Data processing device | |
JPS57127982A (en) | Memory address system | |
JPS52115637A (en) | Mos transistor circuit | |
JPS5758280A (en) | Method for making memory address | |
JPS538542A (en) | Shifter circuit | |
JPS55134443A (en) | Data processing unit | |
JPS5384437A (en) | Control system for test pattern generation | |
JPS55163674A (en) | Memory device | |
JPS6472230A (en) | Bit inverter | |
JPS54122944A (en) | Logic circuit | |
JPS55143673A (en) | Graphic pattern conversion processing system | |
JPS54119831A (en) | Decoding circuit | |
JPS5534313A (en) | Memory device | |
JPS5549757A (en) | Test method of testing shift path | |
JPS5375739A (en) | Memory circuit |