JPS5671335A - Pulse output method - Google Patents
Pulse output methodInfo
- Publication number
- JPS5671335A JPS5671335A JP14709479A JP14709479A JPS5671335A JP S5671335 A JPS5671335 A JP S5671335A JP 14709479 A JP14709479 A JP 14709479A JP 14709479 A JP14709479 A JP 14709479A JP S5671335 A JPS5671335 A JP S5671335A
- Authority
- JP
- Japan
- Prior art keywords
- output
- register
- cpu7
- time
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
Landscapes
- Manipulation Of Pulses (AREA)
- Control Of Stepping Motors (AREA)
Abstract
PURPOSE:To enable to output a plurality of arbitrary pulses, by representing time with free running counter FRC, sequentially setting the time to change the output to a compared register and comparing the set and counter values. CONSTITUTION:When an event is taken place, interruption is made to CPU7 of microcomputer, and the count value of a free running counter FRC 5 at that time point is read in. Simultaneously, the output S10 of an output port 8 is inverted. In a CPU7, the value corresponding to desired pulse width is added to the value read in and the result of operation is written in a comparison register 6 as a signal 8. The output of FRC 5 is increased, as time is elapsed and when it reaches the written-in value to the register 6, the register 6 outputs a signal S9 to interrupt the CPU7 and to invert the output S10. Accordingly, the output S10 is risen with the pulse S1 and has fall at the desired pulse width. By repeating this, when the output line of the port 8 is switched every occasion, a plurality of pulses can be picked up from a plurality of output lines.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14709479A JPS5671335A (en) | 1979-11-15 | 1979-11-15 | Pulse output method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14709479A JPS5671335A (en) | 1979-11-15 | 1979-11-15 | Pulse output method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5671335A true JPS5671335A (en) | 1981-06-13 |
JPS646568B2 JPS646568B2 (en) | 1989-02-03 |
Family
ID=15422335
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14709479A Granted JPS5671335A (en) | 1979-11-15 | 1979-11-15 | Pulse output method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5671335A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58195323A (en) * | 1982-05-10 | 1983-11-14 | Matsushita Electric Ind Co Ltd | Pulse generator |
JPS6490617A (en) * | 1987-09-30 | 1989-04-07 | Nec Corp | Pulse output device |
JPH01130615A (en) * | 1987-11-17 | 1989-05-23 | Nec Corp | Pulse output device |
JP2012531837A (en) * | 2009-06-26 | 2012-12-10 | クゥアルコム・インコーポレイテッド | Predetermined duty cycle signal generator |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5227650U (en) * | 1975-08-19 | 1977-02-26 | ||
JPS5457003A (en) * | 1977-10-17 | 1979-05-08 | Hitachi Ltd | Electronic engine control system |
-
1979
- 1979-11-15 JP JP14709479A patent/JPS5671335A/en active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5227650U (en) * | 1975-08-19 | 1977-02-26 | ||
JPS5457003A (en) * | 1977-10-17 | 1979-05-08 | Hitachi Ltd | Electronic engine control system |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58195323A (en) * | 1982-05-10 | 1983-11-14 | Matsushita Electric Ind Co Ltd | Pulse generator |
JPS6490617A (en) * | 1987-09-30 | 1989-04-07 | Nec Corp | Pulse output device |
JPH01130615A (en) * | 1987-11-17 | 1989-05-23 | Nec Corp | Pulse output device |
JP2012531837A (en) * | 2009-06-26 | 2012-12-10 | クゥアルコム・インコーポレイテッド | Predetermined duty cycle signal generator |
Also Published As
Publication number | Publication date |
---|---|
JPS646568B2 (en) | 1989-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0267612A3 (en) | Timer/counter using a register block | |
GB1507523A (en) | Pulse gating circuits and internal combustion engine control circuits including such gating circuits | |
GB1455215A (en) | Electronic computer with keyboard | |
JPS5671335A (en) | Pulse output method | |
JPS5613246A (en) | Difference in wheel revolution detection controller | |
JPS56143018A (en) | Noise rejecting circuit | |
JPS54130777A (en) | Sequential controller | |
JPS5748682A (en) | Electronic clock provided with time signal function | |
EP0351212A3 (en) | Counter circuit presettable with a plurality of count values | |
JPS5781644A (en) | Coincidence detecting circuit | |
GB1229103A (en) | ||
JPS56139855A (en) | Method of changing threshold value of tool abnormality detector | |
JPS5690466A (en) | Medium control system | |
JPS6490617A (en) | Pulse output device | |
SU866751A1 (en) | Pulse rate scaler with countdown of 2,5:1 | |
JPS56145402A (en) | Sequence controller | |
JPS52128028A (en) | Universal timing control method of data processing unit | |
JPS5512570A (en) | Control system for memory element | |
SU496668A1 (en) | Pulse width delay device | |
JPS5243435A (en) | Control system for copying machine | |
SU1083365A1 (en) | Reversible scaling device | |
SU1029413A1 (en) | Reversive conuter | |
JPS54114967A (en) | Comparison detection circuit | |
JPS5773532A (en) | Count value storage device | |
JPS56154853A (en) | Timer control system of communication controller |