JPS5651092A - Associative memory device - Google Patents

Associative memory device

Info

Publication number
JPS5651092A
JPS5651092A JP12780479A JP12780479A JPS5651092A JP S5651092 A JPS5651092 A JP S5651092A JP 12780479 A JP12780479 A JP 12780479A JP 12780479 A JP12780479 A JP 12780479A JP S5651092 A JPS5651092 A JP S5651092A
Authority
JP
Japan
Prior art keywords
humming
data
interval
block
associative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12780479A
Other languages
Japanese (ja)
Other versions
JPS6045503B2 (en
Inventor
Takeshi Ogura
Tadanobu Nikaido
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP12780479A priority Critical patent/JPS6045503B2/en
Publication of JPS5651092A publication Critical patent/JPS5651092A/en
Publication of JPS6045503B2 publication Critical patent/JPS6045503B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Image Input (AREA)

Abstract

PURPOSE: To obtain the associative memory array device possible for high speed pattern processing, by giving the associative function having vaguness by an arbitrary humming distance without increasing the logic functions of associative memory cell.
CONSTITUTION: In a memory unit in array shape arrangement of a unit cell Qij forming 4-bit, 4 words controlled with a retrieval data Sj and a mask data Mj, when the 4-bit constituting one word is split into blocks B1(Qi1, Qi2), B2(Qi3, Qi4), the selection signal Ij having 1 or 2 or more of humming interval is output from the retrieval result processing circuit Rj, and the data with 1 word of humming interval with the data Sj in the block B1 through the logical product processing via the register IRj and the logical product circuit Gj is stored in the register IRj and this is the same the data in the block B2. Thus, without increasing the logical function according to the block selection, the associative function with vaguness due to an arbotary humming interval is given and high speed processing each block of humming interval 1 can be made.
COPYRIGHT: (C)1981,JPO&Japio
JP12780479A 1979-10-03 1979-10-03 associative memory device Expired JPS6045503B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12780479A JPS6045503B2 (en) 1979-10-03 1979-10-03 associative memory device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12780479A JPS6045503B2 (en) 1979-10-03 1979-10-03 associative memory device

Publications (2)

Publication Number Publication Date
JPS5651092A true JPS5651092A (en) 1981-05-08
JPS6045503B2 JPS6045503B2 (en) 1985-10-09

Family

ID=14969081

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12780479A Expired JPS6045503B2 (en) 1979-10-03 1979-10-03 associative memory device

Country Status (1)

Country Link
JP (1) JPS6045503B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943252A (en) * 1997-09-04 1999-08-24 Northern Telecom Limited Content addressable memory

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03219705A (en) * 1989-11-15 1991-09-27 Matsushita Electric Works Ltd Top loading antenna

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5943252A (en) * 1997-09-04 1999-08-24 Northern Telecom Limited Content addressable memory

Also Published As

Publication number Publication date
JPS6045503B2 (en) 1985-10-09

Similar Documents

Publication Publication Date Title
JPS5760586A (en) Random access memory
JPS5350953A (en) Comparison/array system for variable length information
JPS5651092A (en) Associative memory device
JPS54119847A (en) Memory unit
JPS56137591A (en) Semiconductor memory device
JPS522330A (en) Data processig unit
JPS53111254A (en) Data retrieval device
JPS5651091A (en) Associative memory device
JPS5663628A (en) Data processing device
JPS56137580A (en) Semiconductor storage device
JPS5774888A (en) Associative memory device
JPS5534356A (en) Memory device
JPS5329037A (en) Mos random access memory
JPS5321541A (en) Memory device
JPS55132582A (en) High speed semiconductor memory unit
JPS5680865A (en) Driving method of memory
JPS55113185A (en) Magnetic bubble memory element
JPS52151527A (en) Character signal generation device
JPS5644188A (en) Magnetic bubble memory
NICOT A family of memories with ferrite cores(Ferrite core modular memory characteristics, considering bit capacity and printed circuit technology utilization)
JPS57179992A (en) Associative storage device
JPS5657109A (en) Sequence control device
JPS5629898A (en) Memory unit
JPS5310236A (en) Data processing unit
JPS523345A (en) Data memory