JPS5642852A - Multiplication/division circuit - Google Patents

Multiplication/division circuit

Info

Publication number
JPS5642852A
JPS5642852A JP11979379A JP11979379A JPS5642852A JP S5642852 A JPS5642852 A JP S5642852A JP 11979379 A JP11979379 A JP 11979379A JP 11979379 A JP11979379 A JP 11979379A JP S5642852 A JPS5642852 A JP S5642852A
Authority
JP
Japan
Prior art keywords
register
result
contents
multiplication
multiplier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11979379A
Other languages
Japanese (ja)
Other versions
JPS6034131B2 (en
Inventor
Taiho Higuchi
Shoji Miyaguchi
Yasusuke Kawamura
Masanori Mizuta
Kunio Furuya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Fujitsu Ltd
Hitachi Ltd
NEC Corp
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Hitachi Ltd, NEC Corp, Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd, Nippon Electric Co Ltd filed Critical Fujitsu Ltd
Priority to JP54119793A priority Critical patent/JPS6034131B2/en
Publication of JPS5642852A publication Critical patent/JPS5642852A/en
Publication of JPS6034131B2 publication Critical patent/JPS6034131B2/en
Expired legal-status Critical Current

Links

Abstract

PURPOSE: To ensure an effective operation of ME(MODN), by giving a control to the arithmetic process based on the result of the binary expansion of the power multiplier.
CONSTITUTION: The data M, the divisor N and the power multiplier E are stored in the registers 2, 3 and 4 each. And the process is carried out as follows based on the result of the binary expansion of the multiplier E in the register 4. That is, the gate 8 is opened in case the bit is 0 as the result of expansion, and the contents of the register 1 is squared via the multiplier 5. And this result receives a division by the divider 6 and via the contents of the register 3, and the residue thus obtained is stored in the register 1. And in case the bit is 1, the same operation as the bit 0 is carried out. And furthermore the gate 9 is opened to give the multiplication 5 to the contents of the registers 1 and 2 each, and this result is divided 5 by the contents of the register 3 with the residue stored in the register 1. In such way, no repetition is required for the multiplication of the frequency of the power multiplier, thus ensuring an effective operation.
COPYRIGHT: (C)1981,JPO&Japio
JP54119793A 1979-09-18 1979-09-18 Multiplication/division circuit Expired JPS6034131B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP54119793A JPS6034131B2 (en) 1979-09-18 1979-09-18 Multiplication/division circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54119793A JPS6034131B2 (en) 1979-09-18 1979-09-18 Multiplication/division circuit

Publications (2)

Publication Number Publication Date
JPS5642852A true JPS5642852A (en) 1981-04-21
JPS6034131B2 JPS6034131B2 (en) 1985-08-07

Family

ID=14770353

Family Applications (1)

Application Number Title Priority Date Filing Date
JP54119793A Expired JPS6034131B2 (en) 1979-09-18 1979-09-18 Multiplication/division circuit

Country Status (1)

Country Link
JP (1) JPS6034131B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61223876A (en) * 1985-03-28 1986-10-04 インターナシヨナル・スタンダード・エレクトリツク・コーポレイシヨン Cryptographer and cumulative methed

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61223876A (en) * 1985-03-28 1986-10-04 インターナシヨナル・スタンダード・エレクトリツク・コーポレイシヨン Cryptographer and cumulative methed

Also Published As

Publication number Publication date
JPS6034131B2 (en) 1985-08-07

Similar Documents

Publication Publication Date Title
JPS5650439A (en) Binary multiplier cell circuit
JPS5345939A (en) Ram circuit
JPS54117646A (en) Computer
JPS5642852A (en) Multiplication/division circuit
JPS54154964A (en) Programable counter
JPS52149917A (en) Electronic equipment having lock mechanism for information input method
JPS53112627A (en) Division control system
JPS5694435A (en) Multiplying circuit
JPS55164942A (en) Division circuit
JPS5378743A (en) Multiplier
JPS54162247A (en) Electronic range
JPS6484333A (en) Divider
JPS5663649A (en) Parallel multiplication apparatus
JPS5668833A (en) Shift process system by multiplier
JPS56143051A (en) Data shift circuit
JPS5523533A (en) Clock control system of small-size electronic computer
JPS5764864A (en) Digital arithmetic circuit
JPS5248435A (en) Key input unit
JPS53128228A (en) Keyboard control device
JPS5336152A (en) Arithmetic circuit
JPS52104909A (en) Electronic musical instrument
JPS5580152A (en) Multiplication system
JPS5489451A (en) Divider circuit
JPS52106650A (en) Clock pulse generating circuit
JPS5690694A (en) Key signal setting method of electronic equipment