JPS56169930A - Delay circuit - Google Patents

Delay circuit

Info

Publication number
JPS56169930A
JPS56169930A JP7456680A JP7456680A JPS56169930A JP S56169930 A JPS56169930 A JP S56169930A JP 7456680 A JP7456680 A JP 7456680A JP 7456680 A JP7456680 A JP 7456680A JP S56169930 A JPS56169930 A JP S56169930A
Authority
JP
Japan
Prior art keywords
pulse
pair
delay element
output
pulses
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7456680A
Other languages
Japanese (ja)
Inventor
Mutsuo Hashiguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP7456680A priority Critical patent/JPS56169930A/en
Publication of JPS56169930A publication Critical patent/JPS56169930A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/14Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of delay lines
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156Arrangements in which a continuous pulse train is transformed into a train having a desired pattern

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)

Abstract

PURPOSE:To obtain the output pulse with a constant pulse width at all times, by supplying a pair of pulses from an output tap of a tapped delay element to a flip- flop, in a delay circuit using the tapped delay element. CONSTITUTION:A pair of pulses C with constant time interval is applied to an input of a tapped delay element 24. The greater the delay time of delay pulses of output taps (d)-(f) of a delay element 24, the more deteriorated the waveform of pulse becomes, but the time interval of the pulse pair is unchanged. The pulse pair from the output tap of the delay element 24 is selected at a selection circuit 25, waveform is made by a comparator 26, and the result is inputted to a flip-flop 27, allowing to obtain the output pulse with a pulse width equal to the time interval of the pulse pair.
JP7456680A 1980-06-03 1980-06-03 Delay circuit Pending JPS56169930A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7456680A JPS56169930A (en) 1980-06-03 1980-06-03 Delay circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7456680A JPS56169930A (en) 1980-06-03 1980-06-03 Delay circuit

Publications (1)

Publication Number Publication Date
JPS56169930A true JPS56169930A (en) 1981-12-26

Family

ID=13550887

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7456680A Pending JPS56169930A (en) 1980-06-03 1980-06-03 Delay circuit

Country Status (1)

Country Link
JP (1) JPS56169930A (en)

Similar Documents

Publication Publication Date Title
DE3477327D1 (en) Interpolating filter arrangement with irrational ratio between the input and the output sampling frequencies
KR850001645A (en) Magnification circuit
JPS53116134A (en) Peak holding circuit
EP0048638A3 (en) Maximum frequency limiter
JPS56169930A (en) Delay circuit
JPS54162945A (en) Programable delay circuit
JPS54129810A (en) Reproduction circuit of bipolar code
JPS55139685A (en) Testing method for magnetic bubble unit
JPS56103996A (en) Pulse generating circuit
JPS5792484A (en) Timing pulse generating circuit
JPS5684028A (en) Pulse generating circuit
JPS5639630A (en) Pulse generating circuit for digital-analog conversion
JPS53103350A (en) Digital filter
JPS57112131A (en) Duty variable circuit
JPS5744814A (en) Waveform regulating circuit
JPS56110335A (en) Pulse shaping circuit
JPS55147835A (en) Frequency dividing circuit
JPS5744328A (en) Pulse extractor
JPS6486707A (en) Monostable multivibrator
JPS554171A (en) Delay distortion equalizer
JPS52141160A (en) Pulse number converter
JPS5274267A (en) Pulse generating circuit
JPS56145370A (en) Logic circuit
JPS57188140A (en) Reference signal generating circuit
JPS53108270A (en) Transistor switching circuit