JPS56153450A - Data processor - Google Patents

Data processor

Info

Publication number
JPS56153450A
JPS56153450A JP5652280A JP5652280A JPS56153450A JP S56153450 A JPS56153450 A JP S56153450A JP 5652280 A JP5652280 A JP 5652280A JP 5652280 A JP5652280 A JP 5652280A JP S56153450 A JPS56153450 A JP S56153450A
Authority
JP
Japan
Prior art keywords
stack
instruction
machine language
perform
tsr8
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5652280A
Other languages
Japanese (ja)
Other versions
JPS629932B2 (en
Inventor
Shunichiro Nakamura
Hisazumi Ueda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP5652280A priority Critical patent/JPS56153450A/en
Publication of JPS56153450A publication Critical patent/JPS56153450A/en
Publication of JPS629932B2 publication Critical patent/JPS629932B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformation of program code
    • G06F8/41—Compilation

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Devices For Executing Special Programs (AREA)

Abstract

PURPOSE:To reduce the size of a compiler, increase processing speed and reduce the size of an object program by preparing the machine language having the sub- routine function corresponding to the PERFORM instruction of COBOL language. CONSTITUTION:When the machine language (perform) corresponding to a PERFORM instruction is decoded by a decoder 9, the contents of an instruction address register 3 (IRA) are incremented, and are inputted to a top-of-stack register 8 (TSR) in which the copy of the contents of the top of the stack in a main memory 1 are set. The top address 7 (STP) of the stack is incremented and the content of the TSR8 is set as the content of the top address of the stack of the main memory 1, by which the branching point is determined and the instruction of the branching point is executed. When the machine language (return) is inputted, the ID field finds the corresponding data from the TSR8 and returns to the home position.
JP5652280A 1980-04-28 1980-04-28 Data processor Granted JPS56153450A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5652280A JPS56153450A (en) 1980-04-28 1980-04-28 Data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5652280A JPS56153450A (en) 1980-04-28 1980-04-28 Data processor

Publications (2)

Publication Number Publication Date
JPS56153450A true JPS56153450A (en) 1981-11-27
JPS629932B2 JPS629932B2 (en) 1987-03-03

Family

ID=13029438

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5652280A Granted JPS56153450A (en) 1980-04-28 1980-04-28 Data processor

Country Status (1)

Country Link
JP (1) JPS56153450A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58222347A (en) * 1982-06-18 1983-12-24 Toshiba Corp Method for monitoring stack operation

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58222347A (en) * 1982-06-18 1983-12-24 Toshiba Corp Method for monitoring stack operation
JPH0226243B2 (en) * 1982-06-18 1990-06-08 Tokyo Shibaura Electric Co

Also Published As

Publication number Publication date
JPS629932B2 (en) 1987-03-03

Similar Documents

Publication Publication Date Title
US4514800A (en) Digital computer system including apparatus for resolving names representing data items and capable of executing instructions belonging to general instruction sets
JPS56149646A (en) Operation controller
TW356540B (en) Method for operating a computer program on a computer readable media for execution by a vector processor and by a dual multiprocessor including a vector processor and a RISC processor
JPS57185545A (en) Information processor
EP0354585A3 (en) Instruction pipeline microprocessor
JPS56153450A (en) Data processor
JPS57756A (en) Data processor
US4499604A (en) Digital data processing system for executing instructions containing operation codes belonging to a plurality of operation code sets and names corresponding to name table entries
JPS57161936A (en) Microprgram controlled information processing device
JPS57101945A (en) Control system of information processor
JPS5493942A (en) High-level language program executing unit
JPS5566028A (en) Information processing unit
JPS5523510A (en) Sequence control unit
JPS57207951A (en) Microprogram controlling type data processor
JPS54134273A (en) Sequence controller
JPS5528182A (en) Information processing unit
JPS57199052A (en) Data processing device
JPS54109332A (en) Access-exception detection system of data processor
SE8500156L (en) PROCEDURE FOR PROCESSING MACHINE-CODED INSTRUCTION WORDS AND DATA PROCESSOR FOR EXECUTING THE PROCEDURE
JPS5592950A (en) Interruption control system
JPS54153542A (en) Data processor of microprogram control type
JPS6491241A (en) Data processor
JPS57162034A (en) Data processing system
JPS5541548A (en) Microprogram control unit
JPS5549755A (en) Effective address calculation system