JPS56153421A - Information processor - Google Patents

Information processor

Info

Publication number
JPS56153421A
JPS56153421A JP5632580A JP5632580A JPS56153421A JP S56153421 A JPS56153421 A JP S56153421A JP 5632580 A JP5632580 A JP 5632580A JP 5632580 A JP5632580 A JP 5632580A JP S56153421 A JPS56153421 A JP S56153421A
Authority
JP
Japan
Prior art keywords
interruption
register
cpu
control devices
devices
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5632580A
Other languages
Japanese (ja)
Inventor
Hiroyuki Sakamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP5632580A priority Critical patent/JPS56153421A/en
Publication of JPS56153421A publication Critical patent/JPS56153421A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)

Abstract

PURPOSE:To transfer data only to the device that is an object by providing a register with degrees of priority holding the numbers of I/O control devices to a unit connecting I/O devices of the same kind to a CPU or the like by way of corresponding I/O control devices. CONSTITUTION:I/O devices are connected to a CPU or IOP by way of corresponding I/O control devices A3, B4, and a single I/O processing program is stored in a memory. At the time when the CPU or IOP performs data transfer, a start program is read out and the number of the device 3 or 4 which is the receiver of the transfer is set in a register R1; also, an FF1 is set at 0, thereby inhibiting interruption. For example, the I/O device corresponding to the device A3 is started, and the FF1 is set at 1. Next, the interruption processing program is read out, and after the register R1 and the FF1 are set, interruption takes place. When at this time, the units A3, B4 generate interruption simultaneously, the device A3 is given preference.
JP5632580A 1980-04-30 1980-04-30 Information processor Pending JPS56153421A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5632580A JPS56153421A (en) 1980-04-30 1980-04-30 Information processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5632580A JPS56153421A (en) 1980-04-30 1980-04-30 Information processor

Publications (1)

Publication Number Publication Date
JPS56153421A true JPS56153421A (en) 1981-11-27

Family

ID=13024021

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5632580A Pending JPS56153421A (en) 1980-04-30 1980-04-30 Information processor

Country Status (1)

Country Link
JP (1) JPS56153421A (en)

Similar Documents

Publication Publication Date Title
JPS55143635A (en) Input-output controller
JPS57182257A (en) Data interchange system of data processing system
JPS56153421A (en) Information processor
JPS5326632A (en) Common memory control unit
JPS56153420A (en) Information processor
JPS5725045A (en) Data processing equipment
JPS5622124A (en) Data transfer system
JPS6429946A (en) Data processor
JPS5750378A (en) Control system of data processor
JPS56114026A (en) Data processor
JPS5783839A (en) Control system for interruption request priority
JPS56168256A (en) Data processor
JPS6414655A (en) Data transfer device
JPS57203162A (en) One-chip microcomputer
JPS576967A (en) Data transfer system
JPS55108068A (en) Memory control system
JPS5643896A (en) Key telephone control circuit
JPS6476343A (en) Cache memory control system
JPS556668A (en) Interruption processing system of data transfer system
JPS54153541A (en) Control system for interruption priority
JPS5547547A (en) Control device
JPS5734264A (en) Multiprocessor
JPS5712469A (en) Buffer memory control system
JPS5597604A (en) Output control system for sequence controller
JPS5714958A (en) Data processor