JPS56152357A - Offset potential applying method - Google Patents
Offset potential applying methodInfo
- Publication number
- JPS56152357A JPS56152357A JP5508380A JP5508380A JPS56152357A JP S56152357 A JPS56152357 A JP S56152357A JP 5508380 A JP5508380 A JP 5508380A JP 5508380 A JP5508380 A JP 5508380A JP S56152357 A JPS56152357 A JP S56152357A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- differential input
- potential
- resistance
- transmission line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/40—Artificial lines; Networks simulating a line of certain length
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
Abstract
PURPOSE:To settle the output potential of the receiving circuit to a constant value, by connecting series resistances between both ends of the matching terminating resistance, which is connected between two lines of the balanced transmission line, and differential input terminals of the receiving circuit and by applying the offset potential across differential input terminals. CONSTITUTION:One end of matching terminating resistance 5 is connected to differential input terminal 6 of receiving circuit 8 through series resistance 10. The other end of resistance 5 is connected to differential input terminal 7 of circuit 8 through series resistance 11. At the normal operation time, the signal level from transmission circuit 1 and the noise level generated on balanced transmission line 4 are attenuated by resistances 10 and 11. For the release of transmission line 4, the short-circuit fault, or the fault or power break of circuit 1, the output potential at output terminal 9 of circuit 8 is settled to a constant potential because a constant offset potential is applied across terminals 6 and 7 of circuit 8.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5508380A JPS56152357A (en) | 1980-04-25 | 1980-04-25 | Offset potential applying method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5508380A JPS56152357A (en) | 1980-04-25 | 1980-04-25 | Offset potential applying method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56152357A true JPS56152357A (en) | 1981-11-25 |
Family
ID=12988813
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5508380A Pending JPS56152357A (en) | 1980-04-25 | 1980-04-25 | Offset potential applying method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56152357A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007020709A1 (en) * | 2005-08-19 | 2007-02-22 | Fujitsu Limited | Semiconductor device |
JP2009295681A (en) * | 2008-06-03 | 2009-12-17 | Sumitomo Electric Ind Ltd | Laser diode driving circuit |
JP2017194454A (en) * | 2016-04-22 | 2017-10-26 | 新特系統股▲フン▼有限公司Sync−Tech System Corporation | Probe card |
-
1980
- 1980-04-25 JP JP5508380A patent/JPS56152357A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2007020709A1 (en) * | 2005-08-19 | 2007-02-22 | Fujitsu Limited | Semiconductor device |
JP2009295681A (en) * | 2008-06-03 | 2009-12-17 | Sumitomo Electric Ind Ltd | Laser diode driving circuit |
JP2017194454A (en) * | 2016-04-22 | 2017-10-26 | 新特系統股▲フン▼有限公司Sync−Tech System Corporation | Probe card |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57121345A (en) | Pulse noise eliminating circuit | |
IE810195L (en) | Electronic hybrid circuit | |
DE3684933D1 (en) | ADAPTIVE EQUALIZER. | |
JPS56149148A (en) | Signal transmission system | |
JPS56152357A (en) | Offset potential applying method | |
JPS56156041A (en) | Multiplexer | |
JPS5585156A (en) | Protective unit of transmission system | |
EP0800242A4 (en) | High-frequency signal branching device | |
JPS5779536A (en) | Signal distributing circuit | |
FR2369740A1 (en) | Current surge eliminating device - has circuit with several branches, one of which connects input to output and other circuits connect output to reference potential | |
JPS57161560A (en) | Test equipment for wiring | |
JPS564957A (en) | Bus circuit | |
JPS5630316A (en) | Cyclic filter | |
JPS5580904A (en) | Electronic distributor | |
JPS56112125A (en) | Logical circuit | |
EP0018310A3 (en) | Circuitry for controlling the ratio of the values of at least two electrical measurement signals | |
JPS57127862A (en) | Tester apparatus | |
JPS57136828A (en) | Transmitter and receiver of wide band cable | |
JPS5797737A (en) | Nonlinear equalizer | |
JPS6471317A (en) | Threshold comparing circuit | |
JPS56103369A (en) | Observing device of acute wave current waveform | |
SU1046912A1 (en) | Low-pass active rc-filter | |
JPS57164627A (en) | Frequency characteristic compensating circuit | |
JPS57103479A (en) | Noise elimination circuit | |
JPS5627537A (en) | Active antenna |