JPS56145432A - Microprocessor - Google Patents
MicroprocessorInfo
- Publication number
- JPS56145432A JPS56145432A JP4762280A JP4762280A JPS56145432A JP S56145432 A JPS56145432 A JP S56145432A JP 4762280 A JP4762280 A JP 4762280A JP 4762280 A JP4762280 A JP 4762280A JP S56145432 A JPS56145432 A JP S56145432A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- processor
- jump
- register
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
- G06F9/30058—Conditional branch instructions
Abstract
PURPOSE:To control an address in the start of a processor without any restriction upon software, by providing a three-bit shift register which operates with a memory read signal and a selecting circuit which selects one word among inputs to the register and by adding a simple circuit. CONSTITUTION:The microprocessor consists of microprocessor part 1, and memory 4 stored with a program controlling processor part 1. Further, three-bit capacity shift register 2 is provided which has a RESET signal terminal and performs shift operation in response to a readout timing signal from processor part 1 to memory 4. Then, an external jump instruction, a jump-destination address, and the readout output of memory 4 are applied to selecting circuit 3 via signal lines X1-X3 and X4 to select one of the jump instruction, jump-destination address and memory output according to the 1st-3rd bit outputs of register 2; and it is supplied to processor part 1 to control the address of the processor in its start.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4762280A JPS56145432A (en) | 1980-04-11 | 1980-04-11 | Microprocessor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4762280A JPS56145432A (en) | 1980-04-11 | 1980-04-11 | Microprocessor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56145432A true JPS56145432A (en) | 1981-11-12 |
Family
ID=12780303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4762280A Pending JPS56145432A (en) | 1980-04-11 | 1980-04-11 | Microprocessor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56145432A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60108924A (en) * | 1983-10-18 | 1985-06-14 | オートモビル シトロエン | Improved electric energy distributor having microprocessor |
JPS6234217A (en) * | 1985-08-06 | 1987-02-14 | Sharp Corp | Sentence processor |
-
1980
- 1980-04-11 JP JP4762280A patent/JPS56145432A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60108924A (en) * | 1983-10-18 | 1985-06-14 | オートモビル シトロエン | Improved electric energy distributor having microprocessor |
JPS6234217A (en) * | 1985-08-06 | 1987-02-14 | Sharp Corp | Sentence processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63146298A (en) | Variable work length shift register | |
JPS56116147A (en) | Digital semiconductor integrated circuit and digital control system using it | |
EP0231928A3 (en) | Program control circuit | |
JPS5748139A (en) | Microprogram control device | |
EP0270028A3 (en) | Dual port memory device with improved serial access scheme | |
JPS56156988A (en) | Refresh system for nonvolatile memory | |
JPS56145432A (en) | Microprocessor | |
JPS55119747A (en) | Microprogram control unit | |
JPS5552587A (en) | Static semiconductor memory circuit | |
JPS5474337A (en) | Microprogram controller | |
JPS55135960A (en) | Micro-computer | |
JPS55154645A (en) | Test unit | |
JPS54145455A (en) | Trap control system | |
JPS5562592A (en) | Non-volatile semiconductor memory control circuit | |
JPS5671105A (en) | Shift register type programmable controller with memory | |
JPS5694442A (en) | Microprogram control device | |
JPS56118107A (en) | Sequence controller | |
JPS648444A (en) | Microprogram controller | |
JPS6425396A (en) | Data reading circuit for rom | |
JPS5647848A (en) | Memory device | |
FR2417140A1 (en) | Sequential calculator with PROM - has 8-bit instruction cope with first two bits determining task to be selected for execution from four possible tasks | |
JPS55157180A (en) | Cash memory | |
JPS55127640A (en) | Control system of microcomputer | |
JPS5595160A (en) | Memory control system | |
JPS57182251A (en) | Microprogram controlling system |