JPS56132884A - Picture update marker system in static picture transmission - Google Patents

Picture update marker system in static picture transmission

Info

Publication number
JPS56132884A
JPS56132884A JP3611280A JP3611280A JPS56132884A JP S56132884 A JPS56132884 A JP S56132884A JP 3611280 A JP3611280 A JP 3611280A JP 3611280 A JP3611280 A JP 3611280A JP S56132884 A JPS56132884 A JP S56132884A
Authority
JP
Japan
Prior art keywords
field memory
address
picture
line
high speed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3611280A
Other languages
Japanese (ja)
Inventor
Masaru Hirono
Kenji Morita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Denshi KK
Original Assignee
Hitachi Denshi KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Denshi KK filed Critical Hitachi Denshi KK
Priority to JP3611280A priority Critical patent/JPS56132884A/en
Publication of JPS56132884A publication Critical patent/JPS56132884A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/16—Analogue secrecy systems; Analogue subscription systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)

Abstract

PURPOSE:To enable to grasp an update state of a picture which is being written in, by generating a line which is writing in at present, from a low speed write address and a high speed read-out address, and mixing it with a television signal which is reading out. CONSTITUTION:In case the field memory 19 is used for write purpose, a low speed line address 21 moves to the field memory 19 as it is, a high speed line address 22 moves to the field memory 20, and the field memory 20 is used exclusively for read porpose A line which is writing at present in the OR circuit 24 is generated by the low speed line address 21 which has moved to the field memory 19, and the high speed line memory address 22 which has moved to the field memory 20, and it is mixed with a television signal which is being read out at present and is being displayed on the monitor 31, by the mixing circuit 27. In this regard, even in case when the field memory 19 and 20 have been reversed, said constitution is all the same.
JP3611280A 1980-03-24 1980-03-24 Picture update marker system in static picture transmission Pending JPS56132884A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3611280A JPS56132884A (en) 1980-03-24 1980-03-24 Picture update marker system in static picture transmission

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3611280A JPS56132884A (en) 1980-03-24 1980-03-24 Picture update marker system in static picture transmission

Publications (1)

Publication Number Publication Date
JPS56132884A true JPS56132884A (en) 1981-10-17

Family

ID=12460681

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3611280A Pending JPS56132884A (en) 1980-03-24 1980-03-24 Picture update marker system in static picture transmission

Country Status (1)

Country Link
JP (1) JPS56132884A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5349907A (en) * 1976-10-19 1978-05-06 Oki Electric Ind Co Ltd Narrow-band transmission device
JPS5433632A (en) * 1977-08-22 1979-03-12 Hitachi Ltd Display displaying method

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5349907A (en) * 1976-10-19 1978-05-06 Oki Electric Ind Co Ltd Narrow-band transmission device
JPS5433632A (en) * 1977-08-22 1979-03-12 Hitachi Ltd Display displaying method

Similar Documents

Publication Publication Date Title
ATE19453T1 (en) DIGITAL TELEVISION.
JPS5345120A (en) Video special effect device
JPS5631602A (en) Recorder for flight path
JPS55127656A (en) Picture memory unit
ATE55528T1 (en) VIDEO SIGNAL PROCESSING CIRCUITS.
KR860004349A (en) Process I / O Device of Sequence Controller
JPS56132884A (en) Picture update marker system in static picture transmission
JPS56162068A (en) Simultaneous display device for different kinds of underwater detection information
JPS52138834A (en) Multiple signal reproducer
JPS644972A (en) Digital video-tape recorder memory device
JPS55103636A (en) Display unit
JPS54100228A (en) Input device
JPS567162A (en) Memory sharing device for arithmetic control unit
JPS54149520A (en) Dispaly unit
JPS6417132A (en) Fault data recording system
JPS5553743A (en) Address control system
JPS5692494A (en) Liquid crystal display device for timepiece
JPS5282136A (en) Display control system
JPS5712498A (en) Integrated circuit device for memory
JPS55108038A (en) Information renewal system for input monitor memory
JPS56114186A (en) Data transfer device
JPS6448175A (en) Address control method for picture memory
JPS57162026A (en) Data file controlling system
JPS54114114A (en) Still picture receiving device
JPS5614358A (en) Operation log storing system