JPS56129430A - High-speed binary sequence circuit having feedback circuit - Google Patents
High-speed binary sequence circuit having feedback circuitInfo
- Publication number
- JPS56129430A JPS56129430A JP3267080A JP3267080A JPS56129430A JP S56129430 A JPS56129430 A JP S56129430A JP 3267080 A JP3267080 A JP 3267080A JP 3267080 A JP3267080 A JP 3267080A JP S56129430 A JPS56129430 A JP S56129430A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- feedback
- delay
- binary sequence
- neglected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/54—Ring counters, i.e. feedback shift register counters
Abstract
PURPOSE:To remove the limit of the maximum operating frequency of the circuit, by picking up the feedback signal from before n bits so that the delay time of the feedback can be neglected and making feedback with a delay, in a binary sequence circuit in which a plurality of FF circuits are in cascade connection. CONSTITUTION:FF circuits FF11-F13 are in cascade connection, the feedback signal is picked up from the output of FF11 and FF12 and it is fed to the delay line DL1 from the OR gate circuit G12, and delay is given by Td1 corresponding to one- bit's share and feedback input is made to the 1st stage FF11 of FF circuit. In comparison with the case that both the outputs of FF2, FF3 in FF circuit are fed directly back to FF1 conventionally, the delay time at the feedback circuit can be neglected by the feedback point before one bit, and high-speed operation can be made up to the toggle frequency of FF circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3267080A JPS56129430A (en) | 1980-03-17 | 1980-03-17 | High-speed binary sequence circuit having feedback circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3267080A JPS56129430A (en) | 1980-03-17 | 1980-03-17 | High-speed binary sequence circuit having feedback circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56129430A true JPS56129430A (en) | 1981-10-09 |
JPH0377690B2 JPH0377690B2 (en) | 1991-12-11 |
Family
ID=12365303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3267080A Granted JPS56129430A (en) | 1980-03-17 | 1980-03-17 | High-speed binary sequence circuit having feedback circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56129430A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384493A (en) * | 1991-10-03 | 1995-01-24 | Nec Corporation | Hi-speed and low-power flip-flop |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5560340A (en) * | 1978-10-30 | 1980-05-07 | Fujitsu Ltd | Dividing circuit |
-
1980
- 1980-03-17 JP JP3267080A patent/JPS56129430A/en active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5560340A (en) * | 1978-10-30 | 1980-05-07 | Fujitsu Ltd | Dividing circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5384493A (en) * | 1991-10-03 | 1995-01-24 | Nec Corporation | Hi-speed and low-power flip-flop |
Also Published As
Publication number | Publication date |
---|---|
JPH0377690B2 (en) | 1991-12-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DK174597B1 (en) | Key current generator with feedback switch register structure | |
JPS554691A (en) | Tree-type coupled logic circuit | |
JPS5650439A (en) | Binary multiplier cell circuit | |
JPS55115753A (en) | Pcm signal transmission method | |
HK88497A (en) | A binary subtraction circuit | |
JPS6490618A (en) | High speed continuous approximation register in analog-to-digital converter | |
GB1386503A (en) | Digital shift apparatus | |
EP0111262A3 (en) | Output multiplexer having one gate delay | |
JPS56129430A (en) | High-speed binary sequence circuit having feedback circuit | |
GB1485700A (en) | Programmable threshold gate | |
ATE57783T1 (en) | SIGNAL SELECTION CIRCUIT. | |
EP0090421A3 (en) | Logic circuit | |
JPS57132268A (en) | Digital signal processing circuit | |
JPS52140241A (en) | Binary #-digit addition circuit | |
JPS56143051A (en) | Data shift circuit | |
JPS5630316A (en) | Cyclic filter | |
JPS5518706A (en) | Parallel adder circuit | |
JPS5753891A (en) | Decoder circuit using josephson element | |
JPS5785124A (en) | Clock distributing system | |
TW350167B (en) | Flip-flop circuit | |
JPS55145431A (en) | A/d converter | |
FR2444296A1 (en) | Equality comparator for two multi bit signals - utilises negative logic gating circuits containing current switching logic | |
JPS56138328A (en) | Frequency multiplying circuit | |
JPS5736343A (en) | Operation processing circuit | |
JPS5469346A (en) | Shift circuit |