JPS5736343A - Operation processing circuit - Google Patents
Operation processing circuitInfo
- Publication number
- JPS5736343A JPS5736343A JP11203180A JP11203180A JPS5736343A JP S5736343 A JPS5736343 A JP S5736343A JP 11203180 A JP11203180 A JP 11203180A JP 11203180 A JP11203180 A JP 11203180A JP S5736343 A JPS5736343 A JP S5736343A
- Authority
- JP
- Japan
- Prior art keywords
- shift
- processing circuit
- operation processing
- byte
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Abstract
PURPOSE:To realize shift functions with less number of gates and to simplify the operation processing circuit, by dividing shift functions into two stages, and performing left and right shift on each byte at the first stage, the left shifts on each bit at the second stage. CONSTITUTION:This operation processing circuit is configured with 8 bits data selecting circits 7 and 8 which perform shifts on each byte, 2 bits data selecting circuits 9, 10, 11 and 12 which perform shifts on each bit, 2 inputs exclusive-OR circuits 14-18, and all adders 20-22. When a leftward n-bit shift is made, the shift is performed so that (n) may become n=B.k+m, 0<=m<=(B-1), where the B is number of shift of 1 byte, the (k) is number of byte, and the number of shift is positive. Moreover, when a rightward n-bit shift is made, the shift is performed so that (n) will become -n=B.k+m, 1<=m<=B, where the number of shift is negative. In this way, shift functions are made with less number of gates and the operation processing circuit is simplified.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11203180A JPS5736343A (en) | 1980-08-13 | 1980-08-13 | Operation processing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11203180A JPS5736343A (en) | 1980-08-13 | 1980-08-13 | Operation processing circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5736343A true JPS5736343A (en) | 1982-02-27 |
Family
ID=14576266
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11203180A Pending JPS5736343A (en) | 1980-08-13 | 1980-08-13 | Operation processing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5736343A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58144947A (en) * | 1982-02-23 | 1983-08-29 | Toshiba Corp | Data shifting system |
-
1980
- 1980-08-13 JP JP11203180A patent/JPS5736343A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58144947A (en) * | 1982-02-23 | 1983-08-29 | Toshiba Corp | Data shifting system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4761760A (en) | Digital adder-subtracter with tentative result correction circuit | |
GB2172129A (en) | Adder/subtractor | |
KR950035221A (en) | Soft symbol generation method and circuit | |
JPS5750049A (en) | Shifting circuit | |
ES432556A1 (en) | Field selection data operating device | |
JPS5650439A (en) | Binary multiplier cell circuit | |
JPS55115753A (en) | Pcm signal transmission method | |
US4122527A (en) | Emitter coupled multiplier array | |
EP0157591A3 (en) | Full adder circuit using differential transistor pairs | |
JPS5736343A (en) | Operation processing circuit | |
US4704701A (en) | Conditional carry adder for a multibit digital computer | |
ATE28017T1 (en) | DEVICE FOR ENCRYPTION OF DIGITAL SIGNALS, WHICH CONTAINS ONE OR MORE DES CIRCUITS. | |
US5777906A (en) | Left shift overflow detection | |
JPS57147754A (en) | Digital parallel adder | |
CN112350716A (en) | Complementary code operation method and device and operation method of complementary code operation device | |
KR960018871A (en) | Multi-valued OR | |
EP0214836A1 (en) | Carry select adder | |
US3586845A (en) | Binary full adder utilizing operational amplifiers | |
JPS52140241A (en) | Binary #-digit addition circuit | |
US5239499A (en) | Logical circuit that performs multiple logical operations in each stage processing unit | |
SU1605935A3 (en) | Method and apparatus for recoding m-digit coded words | |
JPS57202153A (en) | Pattern detecting circuit | |
JPS55159646A (en) | Encoding circuit | |
JPS5769450A (en) | Decimal-quadruple generating circuit | |
JPS55164942A (en) | Division circuit |