JPS56122542A - Leading-in system of automatic equalizer - Google Patents
Leading-in system of automatic equalizerInfo
- Publication number
- JPS56122542A JPS56122542A JP2641980A JP2641980A JPS56122542A JP S56122542 A JPS56122542 A JP S56122542A JP 2641980 A JP2641980 A JP 2641980A JP 2641980 A JP2641980 A JP 2641980A JP S56122542 A JPS56122542 A JP S56122542A
- Authority
- JP
- Japan
- Prior art keywords
- leading
- output
- circuit
- receiving side
- descrambler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
- H04L25/03866—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using scrambling
Abstract
PURPOSE:To make the system execute the initial leading-in exactly even in case of an excessive error state, by providing a scrambler and a descrambler on the transmission side and the receiving side, respectively, making both of them operate as a PN code generator before leading-in of the automatic equalizer is completed, and hunting the PN generator of the receiving side. CONSTITUTION:A scrambler by the EX-OR circuits 12, 13 and a shift register SR is provided on the transmission side, a transmission input is scrambled to the output of the circuit 13, and a transmission output signal Xk is output. Also, a circuit which is operted as a descrambler by the shift register 26 and the EX-OR circuits 27, 28 is provided on the receiving side, and at the time of the initial leading-in, the (b) side is selected by the selectors 21, 22 by the output of the error supervisory and protective circuit 20, and the descrambler circuit is operated as a PN code generator, so that a PN code signal Xk can be generated. And, the receiving signal is collated with the code signal Xk in the receiving side, and when the number of times of generation of an error in the supervisory time which has been decided in advance is not less than the prescribed number of times, the initial leading-in is executed exactly by hunting the code generator.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2641980A JPS56122542A (en) | 1980-03-03 | 1980-03-03 | Leading-in system of automatic equalizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2641980A JPS56122542A (en) | 1980-03-03 | 1980-03-03 | Leading-in system of automatic equalizer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56122542A true JPS56122542A (en) | 1981-09-26 |
JPS6352501B2 JPS6352501B2 (en) | 1988-10-19 |
Family
ID=12193008
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2641980A Granted JPS56122542A (en) | 1980-03-03 | 1980-03-03 | Leading-in system of automatic equalizer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56122542A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0683584A1 (en) * | 1994-05-18 | 1995-11-22 | AT&T Corp. | Self-synchronizing scrambler/descrambler without error multiplication |
-
1980
- 1980-03-03 JP JP2641980A patent/JPS56122542A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0683584A1 (en) * | 1994-05-18 | 1995-11-22 | AT&T Corp. | Self-synchronizing scrambler/descrambler without error multiplication |
US5530959A (en) * | 1994-05-18 | 1996-06-25 | At&T Corp. | Self-synchronizing scrambler/descrambler without error multiplication |
Also Published As
Publication number | Publication date |
---|---|
JPS6352501B2 (en) | 1988-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56122542A (en) | Leading-in system of automatic equalizer | |
JPS55118138A (en) | Priority control system | |
JPS5299031A (en) | Three value input detecting circuit | |
JPS5647846A (en) | Parity check system | |
EP0117357A3 (en) | Digital signal composing circuits | |
JPS5736343A (en) | Operation processing circuit | |
JPS5647150A (en) | Received data control system | |
FR2281028A1 (en) | Multistage coupler for television transmission lines - is used for connecting sources to users by direct selection | |
JPS5387106A (en) | Information transmission system of circulation type | |
JPS5715440A (en) | Semiconductor device | |
FR2315203A1 (en) | Telecommunications network with several stations - has stations connected by single undirectional cable and uses hybrid circuits | |
JPS5515544A (en) | Generating circuit for syndrome for error correction code generation | |
JPS5748847A (en) | Code processing system | |
JPS5413221A (en) | Key input system | |
JPS56132844A (en) | Communication controlling device | |
JPS57202153A (en) | Pattern detecting circuit | |
JPS5685950A (en) | Transmission line switching system | |
JPS53145404A (en) | Data transmission circuit | |
JPS5785135A (en) | Data transfer system | |
JPS51113432A (en) | Input output control system | |
JPS57159303A (en) | Triplex system transmission circuit | |
JPS5617419A (en) | Data transfer control system | |
JPS57106961A (en) | Residue generation system for three-bit slic | |
JPS5355910A (en) | Pcm transmission system | |
JPS53118745A (en) | Automatic selector |