JPS5612133A - Synthesizer type receiver - Google Patents
Synthesizer type receiverInfo
- Publication number
- JPS5612133A JPS5612133A JP8774179A JP8774179A JPS5612133A JP S5612133 A JPS5612133 A JP S5612133A JP 8774179 A JP8774179 A JP 8774179A JP 8774179 A JP8774179 A JP 8774179A JP S5612133 A JPS5612133 A JP S5612133A
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- output
- oscillator
- mixer
- dividing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
- H04B1/26—Circuits for superheterodyne receivers
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Abstract
PURPOSE:To constitute a receiver of superior frequency stability whose reception frequency variable at random frequency intervals by frequency-dividing the output of an oscillator under the control of the 2nd PLL curcuit by a frequency divider and then by performing conversion into the 2nd intermediate frequency by using its output. CONSTITUTION:An input signal from antenna 1 is converted into the 1st intermediate frequency by frequency mixer 4 with the output of the 1st local oscillator 5 of the 1st PLL circuit 28 and it is further converted into the 2nd intermediate frequency by frequency mixer 8. Part of the output of the 1st local oscillator 5, on the other hand, is mixed down with the output of oscillator 9 by frequency mixer 30 before being supplied to programmable counter 18. The output of oscillator 11 of the 2nd PLL circuit 29 is frequency-divided by M at frequency divider 10, whose output is mixed up by frequency mixer 31 with the output of oscillator 9 before being supplied to frequency mixer 8. Then, the dividing ratios of programmable counter 18 and 24 are brought under the coupling control of dividing-ratio arithmetic circuit 22.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8774179A JPS5612133A (en) | 1979-07-10 | 1979-07-10 | Synthesizer type receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP8774179A JPS5612133A (en) | 1979-07-10 | 1979-07-10 | Synthesizer type receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5612133A true JPS5612133A (en) | 1981-02-06 |
JPS6131647B2 JPS6131647B2 (en) | 1986-07-22 |
Family
ID=13923345
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP8774179A Granted JPS5612133A (en) | 1979-07-10 | 1979-07-10 | Synthesizer type receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5612133A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56100527A (en) * | 1980-01-12 | 1981-08-12 | Sony Corp | Double super receiver |
JPS56105947U (en) * | 1980-01-18 | 1981-08-18 | ||
JPS5833778U (en) * | 1981-08-28 | 1983-03-04 | 三菱電機株式会社 | igniter |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63116251U (en) * | 1987-01-22 | 1988-07-27 |
-
1979
- 1979-07-10 JP JP8774179A patent/JPS5612133A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56100527A (en) * | 1980-01-12 | 1981-08-12 | Sony Corp | Double super receiver |
JPS56105947U (en) * | 1980-01-18 | 1981-08-18 | ||
JPS5833778U (en) * | 1981-08-28 | 1983-03-04 | 三菱電機株式会社 | igniter |
Also Published As
Publication number | Publication date |
---|---|
JPS6131647B2 (en) | 1986-07-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54139316A (en) | Am ssb transmitter/receiver | |
JPS53130911A (en) | Pll synthesizer | |
JPS5696538A (en) | Synthesizer receiver | |
JPS55166326A (en) | Channel switching circuit | |
JPS5612133A (en) | Synthesizer type receiver | |
JPS55110424A (en) | Synthesizer receiver | |
JPS5769927A (en) | Pll synthesizer receiver | |
JPS5612130A (en) | Synthesizer type receiver | |
JPS57181239A (en) | Transmission frequency controller | |
JPS56136041A (en) | Frequency synthesizer system receiver | |
JPS5680936A (en) | Multiband receiver | |
JPS5477004A (en) | Channel selector | |
JPS54121610A (en) | Pll circuit of radio receiver | |
JPS55118234A (en) | Fm receiver | |
JPS55121710A (en) | Short-medium wave conversion system | |
JPS54122914A (en) | Radio receiver of pll frequency synthesizer system | |
JPS561630A (en) | Broadcast receiver | |
JPS5730425A (en) | Channel selector | |
JPS5676640A (en) | Receiver of frequency synthesizer system | |
JPS5333038A (en) | Phase synchronizing oscillator | |
JPS5769926A (en) | Pll synthesizer receiver | |
JPS5483708A (en) | Radio receiver on frequency synthesizer system | |
JPS5459811A (en) | Receiver | |
JPS5542050A (en) | Electronic watch containing radio receiving function | |
JPS5691538A (en) | Pll frequency synthesizer tuner |