JPS56116655A - Manufacturing of meshlike conductor - Google Patents
Manufacturing of meshlike conductorInfo
- Publication number
- JPS56116655A JPS56116655A JP2016280A JP2016280A JPS56116655A JP S56116655 A JPS56116655 A JP S56116655A JP 2016280 A JP2016280 A JP 2016280A JP 2016280 A JP2016280 A JP 2016280A JP S56116655 A JPS56116655 A JP S56116655A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- conductor
- mesh ribbon
- inductance
- resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/645—Inductive arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/43—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45014—Ribbon connectors, e.g. rectangular cross-section
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85203—Thermocompression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Multi-Conductor Connections (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
- Wire Bonding (AREA)
Abstract
PURPOSE:To diminish inductance, by connecting a semiconductor to an IC by a mesh ribbon. CONSTITUTION:By bonding a mesh ribbon onto a semiconductor element and an IC by using thermal press-fit process, it is possible to extremely lessen inductance as compared with that in the case of wire bonding process. In order to manufacture this mesh ribbon, at first, a conductor layer 2 is formed on a substrate 1 of Si, etc. And then, a conductor layer 3, which has a different composition from the layer 2, is formed on the layer 2. A photoresist 4 is attached by adhesive onto the layer 3, a pattern on a supporting section 6 is exposed to light and developed, and the layer 3 is partly removed by etching. And then, an electric conductor 5 is partly electroplated on the layers 2 and 3 covered by the resist 4. When the resist 4 and the layer 3 are removed, the mesh ribbon is obtained in such a condition that it is suspended in the air by a support 6.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016280A JPS56116655A (en) | 1980-02-19 | 1980-02-19 | Manufacturing of meshlike conductor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016280A JPS56116655A (en) | 1980-02-19 | 1980-02-19 | Manufacturing of meshlike conductor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56116655A true JPS56116655A (en) | 1981-09-12 |
JPS6111473B2 JPS6111473B2 (en) | 1986-04-03 |
Family
ID=12019455
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016280A Granted JPS56116655A (en) | 1980-02-19 | 1980-02-19 | Manufacturing of meshlike conductor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56116655A (en) |
-
1980
- 1980-02-19 JP JP2016280A patent/JPS56116655A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6111473B2 (en) | 1986-04-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6413739A (en) | Manufacture of order-made integrated circuit | |
US4125441A (en) | Isolated bump circuitry on tape utilizing electroforming | |
JPH02500231A (en) | Method for producing electronic module circuit tape and tape obtained by this method | |
JPS5595340A (en) | Preparation of semiconductor device | |
IE822564L (en) | Fabrication a semiconductor device having a phosphosilicate glass layer | |
US3577631A (en) | Process for fabricating infrared detector arrays and resulting article of manufacture | |
JPS56116655A (en) | Manufacturing of meshlike conductor | |
TW360922B (en) | Method of manufacturing a semiconductor integrated circuit device | |
CA1052912A (en) | Gang bonding interconnect tape for semiconductive devices and method of making same | |
US3416223A (en) | Method of producing thermobatteries | |
JPS5445570A (en) | Manufacture for semiconductor element | |
JPS5617041A (en) | Manufacture of semiconductor device | |
JPS5710951A (en) | Semiconductor device | |
JPS5536933A (en) | Manufacturing of infrared detection array element | |
JPS5727078A (en) | Semiconductor device having light receiving element | |
JPS5552248A (en) | Manufacture of electronic device | |
JPS52112290A (en) | Manufacture of semiconductor device | |
DE50201270D1 (en) | Low-resistance electrical resistor and method for producing such resistors | |
JPS55124251A (en) | Method of fabricating package | |
JPS5591835A (en) | Electronic device | |
JPS6035535A (en) | Manufacture of semiconductor device | |
JPS55160452A (en) | Hybrid integrated circuit | |
CN112479150A (en) | Bare chip combined packaging structure | |
JPS56130951A (en) | Manufacture of semiconductor device | |
JPS57181134A (en) | Manufacture of semiconductor device |