JPS5561837A - Channel control system - Google Patents
Channel control systemInfo
- Publication number
- JPS5561837A JPS5561837A JP13387378A JP13387378A JPS5561837A JP S5561837 A JPS5561837 A JP S5561837A JP 13387378 A JP13387378 A JP 13387378A JP 13387378 A JP13387378 A JP 13387378A JP S5561837 A JPS5561837 A JP S5561837A
- Authority
- JP
- Japan
- Prior art keywords
- channel
- instruction
- execution
- cpu1
- command group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To reduce the number of interrupting processings in case of the control data such as bytes, by coupling the address to be executed with the set CPU and channel, while the instruction end report executing the command group is made from the channel.
CONSTITUTION: The channel address word 4 is prepared for CPU1 and the channel control words 5-0,5-1... are prepared at the address location described in the address word 4 and CPU1 makes the start instruction to the channel 2. The channel 2 reads out the channel address word 4 based on this start instruction to start the execution of the command group 6 prepared at the control words 5-0,5-1..., and the instruction end report is executed to CPU1 after the end of execution. In this channel control, while the instruction end report is made, CPU1 and the channel 2 are coupled and the execution of the command group 6 is stopped on the way of execution of the command group 6 to enable the end report of instruction and to reduce the number of interruption processings of the control data such as bytes.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13387378A JPS5561837A (en) | 1978-10-31 | 1978-10-31 | Channel control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP13387378A JPS5561837A (en) | 1978-10-31 | 1978-10-31 | Channel control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5561837A true JPS5561837A (en) | 1980-05-09 |
Family
ID=15115056
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP13387378A Pending JPS5561837A (en) | 1978-10-31 | 1978-10-31 | Channel control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5561837A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56166539A (en) * | 1980-05-26 | 1981-12-21 | Fujitsu Ltd | Input and output control system |
-
1978
- 1978-10-31 JP JP13387378A patent/JPS5561837A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56166539A (en) * | 1980-05-26 | 1981-12-21 | Fujitsu Ltd | Input and output control system |
JPS6243225B2 (en) * | 1980-05-26 | 1987-09-11 | Fujitsu Ltd |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5561837A (en) | Channel control system | |
JPS554677A (en) | Main memory dump system | |
JPS5537663A (en) | Start system of option hardware | |
JPS5398741A (en) | High level recording and processing system | |
JPS54127239A (en) | Input-output control system | |
JPS5322340A (en) | Microprogram system | |
JPS556639A (en) | Re-try system of channel | |
JPS5588123A (en) | Channel control system | |
JPS5671141A (en) | Instruction word read control system | |
JPS5510661A (en) | Data processor | |
JPS5533238A (en) | Microprogrm control system | |
JPS5533243A (en) | Data transfer control system | |
JPS55129838A (en) | Program control system | |
JPS54101235A (en) | Operational processor | |
JPS54104258A (en) | Data processor capable of processing as both computer and sequencer | |
JPS55105753A (en) | Interruption waiting system | |
JPS5261936A (en) | Channel control system | |
JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
JPS54534A (en) | Advance control system of instruction in information processor | |
JPS5561850A (en) | Computer system | |
JPS5498539A (en) | Channel control system | |
JPS5296832A (en) | High speed branching control system | |
JPS55115104A (en) | Step sequence control system | |
JPS54133854A (en) | Pre-fetch buffer control system for channel command word | |
JPS57212517A (en) | Operation status changing system of computer |