JPS55150062A - Array processor controller - Google Patents
Array processor controllerInfo
- Publication number
- JPS55150062A JPS55150062A JP5724579A JP5724579A JPS55150062A JP S55150062 A JPS55150062 A JP S55150062A JP 5724579 A JP5724579 A JP 5724579A JP 5724579 A JP5724579 A JP 5724579A JP S55150062 A JPS55150062 A JP S55150062A
- Authority
- JP
- Japan
- Prior art keywords
- processor
- circuit
- array
- stack overflow
- input data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Complex Calculations (AREA)
- Image Processing (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
Abstract
PURPOSE:To enhance the throughput by producing the overflow alarm signal prior to the stack overflow detection of the output buffer memory with every processor in case the processing time differs for each processor forming the array. CONSTITUTION:Plural units of processor 1 which secure the operation of the array processor for the whole unit are connected to corresponding stack overflow alarm signal generating circuit 2 via signal lines 17-19. And each processor 1 is connected in parallel to input data transfer destination processor selection circuit 4 via information lines 11 and 12 or to array processor lock signal generating circuit 3 connected to circuit 4 and via signal line 15. Then circuit 2 is also connected to circuit 3 via signal lines 26 and 28. Thus the processor controller is formed. In such way, the unprocessed input data within the processor and due to the stack overflow can be done even in case the processing time differs for each processor 1. Thus the software process can be facilitated when the processing is started again.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5724579A JPS55150062A (en) | 1979-05-10 | 1979-05-10 | Array processor controller |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5724579A JPS55150062A (en) | 1979-05-10 | 1979-05-10 | Array processor controller |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55150062A true JPS55150062A (en) | 1980-11-21 |
Family
ID=13050137
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5724579A Pending JPS55150062A (en) | 1979-05-10 | 1979-05-10 | Array processor controller |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55150062A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5817773A (en) * | 1981-07-24 | 1983-02-02 | Toshiba Corp | Facsimile device |
JPS62126478A (en) * | 1985-11-27 | 1987-06-08 | Toshiba Corp | Image processor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51131228A (en) * | 1975-04-25 | 1976-11-15 | Philips Nv | Device for processing digital information element |
-
1979
- 1979-05-10 JP JP5724579A patent/JPS55150062A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51131228A (en) * | 1975-04-25 | 1976-11-15 | Philips Nv | Device for processing digital information element |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5817773A (en) * | 1981-07-24 | 1983-02-02 | Toshiba Corp | Facsimile device |
JPS6210067B2 (en) * | 1981-07-24 | 1987-03-04 | Tokyo Shibaura Electric Co | |
JPS62126478A (en) * | 1985-11-27 | 1987-06-08 | Toshiba Corp | Image processor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54128634A (en) | Cash memory control system | |
JPS5247637A (en) | Information processing device | |
JPS55150062A (en) | Array processor controller | |
JPS5319728A (en) | Data treansfer processing system | |
JPS54140437A (en) | Parallel process system | |
JPS5757370A (en) | Access control system | |
JPS5547565A (en) | Fourier conversion processing system | |
JPS56111961A (en) | Data file control device | |
JPS5663630A (en) | Key input system | |
JPS5654564A (en) | Multiple computer system | |
JPS55108057A (en) | Duplex control unit | |
JPS5587220A (en) | Interface controller | |
JPS54128636A (en) | Cash memory control system | |
JPS56132624A (en) | Information processor | |
EP0276815A3 (en) | Transaction processing apparatus having external memory apparatuses connected thereto | |
JPS56107379A (en) | Data processing system | |
JPS6446145A (en) | Cache memory control system | |
JPS57105056A (en) | Register control system | |
JPS56129473A (en) | Facsimile device with memory device | |
JPS5696353A (en) | Multiprocessor control device | |
JPS52129241A (en) | Memory control system | |
JPS54142021A (en) | Data process system | |
JPS55150032A (en) | Data transfer system | |
JPS5562594A (en) | Memory device using defective memory element | |
JPS6486242A (en) | Instruction fetching control circuit for electronic computer |