JPS55138259A - Semiconductor device - Google Patents
Semiconductor deviceInfo
- Publication number
- JPS55138259A JPS55138259A JP4423779A JP4423779A JPS55138259A JP S55138259 A JPS55138259 A JP S55138259A JP 4423779 A JP4423779 A JP 4423779A JP 4423779 A JP4423779 A JP 4423779A JP S55138259 A JPS55138259 A JP S55138259A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- hillock
- wiring
- alloy layer
- odd
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Conductive Materials (AREA)
Abstract
PURPOSE:To suppress the occurrence of hillock by a method wherein Ti is made to adhere to an Al wiring layer, and a Ti-Al alloy layer, which contains more than 40% of Ti and has a thickness of less than one-fifth of that of the Al wiring layer. CONSTITUTION:An Al layer 3 is formed by resistance heating and evaporating Al via an oxidized film 2 on an Si substrate 1, and the resistance heating and evaporation of Al and the electron beam heating and evaporation of Ti are simultaneously carried out so as to make an Al-Ti alloy layer. Since the suppression of hillock requires a layer 7 with a thickness of 10 odd-100 odd Angstrom , and since the construction having the reflection factor necessary for visual inspection is that which contains less than 40% of Ti, then it wears a silver white color inclining to green. If an Al-Ti alloy layer 7 is provided on the Al layer 3, it can prevent the occurrence of hillock and the oxidization of the surface, and improve the workability of wiring in addition to connecting wires, then making it easier to make visual inspection while a highly reliable device is obtained.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4423779A JPS55138259A (en) | 1979-04-13 | 1979-04-13 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4423779A JPS55138259A (en) | 1979-04-13 | 1979-04-13 | Semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55138259A true JPS55138259A (en) | 1980-10-28 |
Family
ID=12685919
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4423779A Pending JPS55138259A (en) | 1979-04-13 | 1979-04-13 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55138259A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58139426A (en) * | 1982-02-15 | 1983-08-18 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH01155023U (en) * | 1988-04-12 | 1989-10-25 | ||
CN103165623A (en) * | 2011-12-16 | 2013-06-19 | 群康科技(深圳)有限公司 | Thin film transistor base plate, preparation method thereof and displayer |
US9196734B2 (en) | 2011-12-16 | 2015-11-24 | Innocom Technology (Shenzhen) Co., Ltd. | Thin-film transistor substrate and method for fabricating the same, display |
-
1979
- 1979-04-13 JP JP4423779A patent/JPS55138259A/en active Pending
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58139426A (en) * | 1982-02-15 | 1983-08-18 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH01155023U (en) * | 1988-04-12 | 1989-10-25 | ||
CN103165623A (en) * | 2011-12-16 | 2013-06-19 | 群康科技(深圳)有限公司 | Thin film transistor base plate, preparation method thereof and displayer |
US9196734B2 (en) | 2011-12-16 | 2015-11-24 | Innocom Technology (Shenzhen) Co., Ltd. | Thin-film transistor substrate and method for fabricating the same, display |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE50379T1 (en) | PROCESS FOR FABRICATION OF COPLANAR MULTILAYER METAL INSULATOR LAYERS ON A SUBSTRATE. | |
JPS55138259A (en) | Semiconductor device | |
FR2409660A1 (en) | PRINTED CIRCUIT SUBSTRATE WITH RESISTANT COATING | |
GB2106419A (en) | Growth of structures based on group iv semiconductor materials | |
JPS57139939A (en) | Semiconductor device | |
DE2516393A1 (en) | PROCESS FOR MANUFACTURING METAL OXYDE SEMICONDUCTOR CIRCUITS | |
DE3227898C2 (en) | Layer system for optoelectronic displays | |
JPS5315755A (en) | Manufacture of display panel electrode | |
JPS57183053A (en) | Semiconductor device | |
JPS55113334A (en) | Manufacture of passivation film | |
JPS6037163A (en) | Semiconductor device | |
JPS6467893A (en) | Manufacture of electroluminescence display panel | |
JPS56129645A (en) | Forming method for metallic thin film | |
JPS55161213A (en) | Liquid crystal display device | |
JPS6421943A (en) | Semiconductor device | |
JPS63241846A (en) | Heat-proof black electrode | |
JPS5656667A (en) | Semiconductor device | |
JPS6037747A (en) | Multilayer interconnection | |
JPS5671954A (en) | Mos type semiconductor device | |
JPS5541731A (en) | Semiconductor device | |
JPS5599746A (en) | Method for construction of multi-layer wiring | |
JPS5529142A (en) | Electrode forming method for group 3-5 compound semiconductor device | |
JPS57134950A (en) | Forming method of flattened wiring layer | |
JPS6037748A (en) | Semiconductor device | |
JPS5571309A (en) | Electrode forming method |