JPS55134456A - Diagnostic processing unit of logic unit - Google Patents
Diagnostic processing unit of logic unitInfo
- Publication number
- JPS55134456A JPS55134456A JP4100379A JP4100379A JPS55134456A JP S55134456 A JPS55134456 A JP S55134456A JP 4100379 A JP4100379 A JP 4100379A JP 4100379 A JP4100379 A JP 4100379A JP S55134456 A JPS55134456 A JP S55134456A
- Authority
- JP
- Japan
- Prior art keywords
- shift
- terminal
- scan path
- logic unit
- diagnostic scan
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4100379A JPS55134456A (en) | 1979-04-06 | 1979-04-06 | Diagnostic processing unit of logic unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4100379A JPS55134456A (en) | 1979-04-06 | 1979-04-06 | Diagnostic processing unit of logic unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55134456A true JPS55134456A (en) | 1980-10-20 |
| JPS6155133B2 JPS6155133B2 (enExample) | 1986-11-26 |
Family
ID=12596217
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4100379A Granted JPS55134456A (en) | 1979-04-06 | 1979-04-06 | Diagnostic processing unit of logic unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55134456A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3906312C1 (enExample) * | 1989-02-28 | 1989-12-21 | Man Nutzfahrzeuge Ag, 8000 Muenchen, De |
-
1979
- 1979-04-06 JP JP4100379A patent/JPS55134456A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6155133B2 (enExample) | 1986-11-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR880014475A (ko) | 반도체 집적회로장치 | |
| KR880003247A (ko) | 반도체 집적회로장치 | |
| EP0382184A3 (en) | Circuit for testability | |
| JP2770617B2 (ja) | テスト回路 | |
| JPS5618766A (en) | Testing apparatus for logic circuit | |
| EP0017091B1 (en) | Two-mode-shift register/counter device | |
| US7007201B1 (en) | Shared embedded trace macrocell | |
| EP0470821A2 (en) | Scannable register with delay test capability | |
| JPS55134456A (en) | Diagnostic processing unit of logic unit | |
| EP0196152A3 (en) | Testing digital integrated circuits | |
| KR100280509B1 (ko) | 테스트 데이터의 병렬 시프트 장치 | |
| JPS5549760A (en) | Information processing unit diagnostic system | |
| JPH0210178A (ja) | 論理回路 | |
| JP2509685B2 (ja) | 論理回路装置 | |
| JPS55128168A (en) | Testing method of memory in chip | |
| SU1672453A1 (ru) | Тестопригодное логическое устройство | |
| JPS5692648A (en) | Logic circuit for diagnosis | |
| GB2175097A (en) | Testing digital integrated circuits | |
| JPS5383431A (en) | Test method for terminal unit | |
| KR100230411B1 (ko) | 반도체 장치 | |
| KR20010047489A (ko) | 두 위상 클락을 가지는 회로의 바운더리 스캔을 이용한테스트 방법 | |
| JPS6454380A (en) | Electronic circuit package with automatic testing function | |
| JPS61126821A (ja) | ロジツクlsi回路 | |
| Alves et al. | An HDL approach to board-level BIST | |
| JPH0334034A (ja) | 集積回路 |