JPS55118628A - Manufacturing method of epitaxial wafer - Google Patents

Manufacturing method of epitaxial wafer

Info

Publication number
JPS55118628A
JPS55118628A JP2530179A JP2530179A JPS55118628A JP S55118628 A JPS55118628 A JP S55118628A JP 2530179 A JP2530179 A JP 2530179A JP 2530179 A JP2530179 A JP 2530179A JP S55118628 A JPS55118628 A JP S55118628A
Authority
JP
Japan
Prior art keywords
vapor phase
phase deposition
flow rate
carrier gas
lower value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2530179A
Other languages
Japanese (ja)
Inventor
Masahiro Kamiya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP2530179A priority Critical patent/JPS55118628A/en
Publication of JPS55118628A publication Critical patent/JPS55118628A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/0262Reduction or decomposition of gaseous compounds, e.g. CVD
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

PURPOSE:To improve uniformity of etched quantity within a batch by a method wherein the flow rate of carrier gas is set at a lower value than that of vapor phase deposition when vapor phase etching is performed. CONSTITUTION:The flow rate of carrier gas is depressed to a lower value than that of vapor phase deposition process, and vapor phase etching is performed. For example when epitaxial growth is performed utilizing SiH4 as a silicon source, the flow rate of a carrier gas (H2) during vapor phase deposition is increased to supress ununiformity of epitaxial film thickness due to lower temperature for thermal decomposition of SiH4 than that for vapor phase deposition. And when vapor phase etching utilizing HCl is performed to clean the substrate before vapor phase deposition process, flowing of raw HCl gas along the gas flow direction to a outlet side is hindered by depressing carrier gas flow rate to a lower value than that of vapor phase deposition. By that method uniformity of the etched quantity within a batch is improved without too much etched quantity at the outlet side.
JP2530179A 1979-03-05 1979-03-05 Manufacturing method of epitaxial wafer Pending JPS55118628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2530179A JPS55118628A (en) 1979-03-05 1979-03-05 Manufacturing method of epitaxial wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2530179A JPS55118628A (en) 1979-03-05 1979-03-05 Manufacturing method of epitaxial wafer

Publications (1)

Publication Number Publication Date
JPS55118628A true JPS55118628A (en) 1980-09-11

Family

ID=12162185

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2530179A Pending JPS55118628A (en) 1979-03-05 1979-03-05 Manufacturing method of epitaxial wafer

Country Status (1)

Country Link
JP (1) JPS55118628A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180035500A1 (en) * 2016-07-28 2018-02-01 Lumileds Llc Dimming led circuit augmenting dc/dc controller integrated circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20180035500A1 (en) * 2016-07-28 2018-02-01 Lumileds Llc Dimming led circuit augmenting dc/dc controller integrated circuit
US10959306B2 (en) 2016-07-28 2021-03-23 Lumileds Llc Dimming LED circuit augmenting DC/DC controller integrated circuit

Similar Documents

Publication Publication Date Title
US4421592A (en) Plasma enhanced deposition of semiconductors
ATE27186T1 (en) PROCESSES FOR THE PRODUCTION OF AMORPHOUS SEMICONDUCTING ALLOYS AND ARRANGEMENTS BY MICROWAVE ENERGY.
JPS55118628A (en) Manufacturing method of epitaxial wafer
US3386857A (en) Method of manufacturing semiconductor devices such as transistors and diodes and semiconductor devices manufactured by such methods
US4609424A (en) Plasma enhanced deposition of semiconductors
JPS5493357A (en) Growing method of polycrystal silicon
KR20070037503A (en) Method for the deposition of layers containing silicon and germanium
JPS5434676A (en) Vapor growth method and apparatus for high-purity semiconductor layer
JPS58151397A (en) Production of vapor phase epitaxial crystal
JP2555209B2 (en) Thin film manufacturing method
JPS607378B2 (en) CVD equipment
FR2443137A1 (en) Mfr. technique for epitaxial layers of semiconductor material - includes using homogenising chamber for carrier gas and deposited material to improve uniformity of deposition
JPS54106081A (en) Growth method in vapor phase
JPS6414926A (en) Manufacture of semiconductor device
JPS55130129A (en) Manufacture of epitaxially grown wafer
JPS5518024A (en) Vapor phase reactor
JPS56142642A (en) Manufacture of semiconductor device
JPS54102295A (en) Epitaxial crowth method
JPS6425518A (en) Method for forming amorphous silicon film
JPS5740939A (en) P-n junction formation
JPS5267260A (en) Manufacture of iii-v group compounds semiconductor epitaxial laminatio n crystal
JPS58108734A (en) Vapor growing method
JPS5553415A (en) Selective epitaxial growing
JPS5618414A (en) Method for vapor phase epitaxial growth of compound semiconductor layer on inp substrate
JPS6459808A (en) Growth of semiconductor