JPS55115122A - Priority control system - Google Patents
Priority control systemInfo
- Publication number
- JPS55115122A JPS55115122A JP2067479A JP2067479A JPS55115122A JP S55115122 A JPS55115122 A JP S55115122A JP 2067479 A JP2067479 A JP 2067479A JP 2067479 A JP2067479 A JP 2067479A JP S55115122 A JPS55115122 A JP S55115122A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- cpu
- usage request
- usage
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Bus Control (AREA)
Abstract
PURPOSE: To enable the memory access of CPU in minimum time, by selecting the usage of CPU, when the usage request from CPU is present with the memory usage request for the direct memory unit after the end of memory cycle.
CONSTITUTION: In the electronic computer in which the usage request of memory from the CPU and direct memory access DMA unit is separately and directly made, FF53 receives the memory usage request signal FDREQ1 from DMA unit and FF55 delivers the selection signal FDSEL1 to the main memory. On the other hand, the AND circuit 58 receives the CPU request signal DPREQ and delivers it to the AND circuit 59 via FF57, it is logically multiplied with the DMA request signal and fed to the input terminal of the circuit 58, and the output is logically summed 60 with CPU request signal via FF57. Thus, after the end of memory cycle, if the usage request of memory for DMA unit is uncertain and the memory usage request from CPU is present, the memory access of CPU is made in minimum time.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2067479A JPS55115122A (en) | 1979-02-26 | 1979-02-26 | Priority control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2067479A JPS55115122A (en) | 1979-02-26 | 1979-02-26 | Priority control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55115122A true JPS55115122A (en) | 1980-09-04 |
Family
ID=12033737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2067479A Pending JPS55115122A (en) | 1979-02-26 | 1979-02-26 | Priority control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55115122A (en) |
-
1979
- 1979-02-26 JP JP2067479A patent/JPS55115122A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57182257A (en) | Data interchange system of data processing system | |
JPS5676865A (en) | Microprocessor system | |
JPS55115122A (en) | Priority control system | |
JPS53124939A (en) | Request selection system | |
JPS52140243A (en) | Information processing unit containing use | |
JPS5440049A (en) | Information process system | |
JPS5674762A (en) | Memory unit | |
JPS5424553A (en) | Control system for data transfer | |
JPS5667444A (en) | Display system | |
JPS553011A (en) | Error processing system for sequence control unit | |
JPS5674725A (en) | Computer system | |
JPS5671139A (en) | Microprogram parallel processing computer | |
JPS5696356A (en) | Multimicroprocessor | |
JPS5414647A (en) | Signal processor | |
JPS5674761A (en) | Information processor | |
JPS5421229A (en) | Data fetch system | |
JPS5566013A (en) | Data processing unit having interrupt function | |
JPS551675A (en) | Memory protect control system | |
JPS5561858A (en) | Central operation control unit | |
JPS5330243A (en) | Arithmetic processor | |
JPS5617423A (en) | Interruption detecting circuit | |
JPS5494380A (en) | Counter using microprocessor | |
JPS5597627A (en) | On-line terminal control unit | |
JPS5582330A (en) | Common bus control unit | |
JPS51112245A (en) | Monitor control system of electronic computer organization |