JPS5487437A - Memory dump processing system by way of channel - Google Patents
Memory dump processing system by way of channelInfo
- Publication number
- JPS5487437A JPS5487437A JP15595577A JP15595577A JPS5487437A JP S5487437 A JPS5487437 A JP S5487437A JP 15595577 A JP15595577 A JP 15595577A JP 15595577 A JP15595577 A JP 15595577A JP S5487437 A JPS5487437 A JP S5487437A
- Authority
- JP
- Japan
- Prior art keywords
- data processor
- memory
- channel connection
- connection unit
- dump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Debugging And Monitoring (AREA)
- Computer And Data Communications (AREA)
Abstract
PURPOSE: To make it possible to attain a memory dump in a short time by amking it possible to dump the contents of a memory unit, by providing a simple firmware function to a channel connection unit and giving a dump command.
CONSTITUTION: Channels 2-0 and 2-1 and channel connection unit 3 are provided which connect two data processors 1-0 and 1-1 and data processors 1-0 and 1-1, and channel connection unit 3 is provided with firmware function part 9 consisting of microprocessor 10 and control memory 11. Further, data processor 1-1 is equipped with processor part 8 and memory unit 6, and data processor 1-0 is with processing function part 7 and memory unit 5; data processor 1-0 serves for the host data processor. Then, a dump command is transmitted to channel connection unit 3 from data processor 1-0, access to memory unit 6 of data processor 1-1 is made by function part 9 of channel connection unit 3, and memory contents within the range indicated by the command from the fixed address position are read out in seqeuence and stored in memory unit 5.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52155955A JPS5821738B2 (en) | 1977-12-23 | 1977-12-23 | Memory dump processing method via channel |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52155955A JPS5821738B2 (en) | 1977-12-23 | 1977-12-23 | Memory dump processing method via channel |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5487437A true JPS5487437A (en) | 1979-07-11 |
JPS5821738B2 JPS5821738B2 (en) | 1983-05-02 |
Family
ID=15617174
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52155955A Expired JPS5821738B2 (en) | 1977-12-23 | 1977-12-23 | Memory dump processing method via channel |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5821738B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP7076286B2 (en) | 2018-05-25 | 2022-05-27 | 理想科学工業株式会社 | Printing systems, wearable terminals and programs |
-
1977
- 1977-12-23 JP JP52155955A patent/JPS5821738B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5821738B2 (en) | 1983-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS55102063A (en) | Two level control store for microprogrammed data processor | |
JPS53118322A (en) | Shared page control system for virtual storage data processing system | |
EP0068163A3 (en) | Instruction address stack in the data memory of an instruction-pipelined processor | |
EP0377990A3 (en) | Data processing systems | |
JPS54109349A (en) | Microprogrammed data processor including multiple function secondary control storage | |
JPS5487437A (en) | Memory dump processing system by way of channel | |
JPS55123739A (en) | Memory content prefetch control system | |
JPS5326632A (en) | Common memory control unit | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS5627461A (en) | File share control system | |
JPS56116138A (en) | Input and output controller | |
JPS57101945A (en) | Control system of information processor | |
JPS51142939A (en) | Data processor | |
JPS5578363A (en) | Memory area set system | |
JPS54144142A (en) | Access control system for data processor | |
JPS57103530A (en) | Channel controlling system | |
JPS54122060A (en) | Inter-processor information transfer system | |
JPS5541511A (en) | Micro program control system | |
JPS5644181A (en) | Data processor | |
JPS54153542A (en) | Data processor of microprogram control type | |
JPS5659339A (en) | Input/output control unit | |
JPS54133042A (en) | Direct memory access system in multi processor | |
JPS53126826A (en) | Control system for memory devie | |
JPS53148343A (en) | Post store control system | |
JPS5750378A (en) | Control system of data processor |