JPS5467751A - Phase synchronizing loop circuit - Google Patents

Phase synchronizing loop circuit

Info

Publication number
JPS5467751A
JPS5467751A JP13499677A JP13499677A JPS5467751A JP S5467751 A JPS5467751 A JP S5467751A JP 13499677 A JP13499677 A JP 13499677A JP 13499677 A JP13499677 A JP 13499677A JP S5467751 A JPS5467751 A JP S5467751A
Authority
JP
Japan
Prior art keywords
circuit
frequency divider
variable frequency
signals
digital phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13499677A
Other languages
Japanese (ja)
Inventor
Tadashi Kojima
Kouichirou Satou
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP13499677A priority Critical patent/JPS5467751A/en
Publication of JPS5467751A publication Critical patent/JPS5467751A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PURPOSE:To obtain a phase synchronizing loop circuit which can perform simply and surely the function check for a digital phase comparator and does not require to provide additionally pins for checking specially in case that this circuit is made into an IC. CONSTITUTION:Switching circuit 16 is provided between reference oscillator 11, variable frequency divider 13 and digital phase compartor 14a, and signals supplied to each input terminal of digital phase comparator 14a are switched from fr and fo signals of reference oscillator 11 and variable frequency divider 13 to signals for checking by giving switching instruction signals to this switching circuit 16 from switching instruction circuit 17 utilizing the external data input line which is provided for setting the frequency division ratio of variable frequency divider 13. Here, in case that reference oscillator 11, variable frequency divider 13 and digital phase comparator 14a are made into an IC in one body, switching circuit 16 and switching instruction circuit 17 are incorporated in the IC.
JP13499677A 1977-11-10 1977-11-10 Phase synchronizing loop circuit Pending JPS5467751A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13499677A JPS5467751A (en) 1977-11-10 1977-11-10 Phase synchronizing loop circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13499677A JPS5467751A (en) 1977-11-10 1977-11-10 Phase synchronizing loop circuit

Publications (1)

Publication Number Publication Date
JPS5467751A true JPS5467751A (en) 1979-05-31

Family

ID=15141491

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13499677A Pending JPS5467751A (en) 1977-11-10 1977-11-10 Phase synchronizing loop circuit

Country Status (1)

Country Link
JP (1) JPS5467751A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6436184A (en) * 1987-07-13 1989-02-07 Rca Licensing Corp Phase locked loop apparatus
NL9500491A (en) * 1994-12-15 1996-02-01 Ericsson Radio Systems Bv Phase-locked loop for rectangular waveform signals.

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6436184A (en) * 1987-07-13 1989-02-07 Rca Licensing Corp Phase locked loop apparatus
NL9500491A (en) * 1994-12-15 1996-02-01 Ericsson Radio Systems Bv Phase-locked loop for rectangular waveform signals.
WO1996019043A1 (en) * 1994-12-15 1996-06-20 Ericsson Radio Systems B.V. Phase-locked loop for signals having rectangular waveforms

Similar Documents

Publication Publication Date Title
JPS5467753A (en) Pulse swallow type programmable frequency divider
JPS6419827A (en) Synchronizing device
EP0147897A3 (en) Phase-locked loop capable of generating a plurality of stable frequency signals
JPS5360150A (en) Instantaneous leading-in system for digital phase lock loop
JPS5467751A (en) Phase synchronizing loop circuit
JPS5299054A (en) Phase locked loop circuit
JPS57162526A (en) Phase synchronizing circuit
JPS55117337A (en) Phase synchronous oscillator
JPS5799841A (en) Automatic signal phase matching circuit
JPS55135428A (en) Pll frequency synthesizer device
JP2615984B2 (en) Signal processing circuit
JPS57154946A (en) Synchronizing system of digital phase
GB1395604A (en) Frequency synthesizer with multiple control loops
JPS5381057A (en) Phase control system of synchronous oscillating circuit
JPS5333038A (en) Phase synchronizing oscillator
JPS56105524A (en) Phase synchronizing device
JPS6423627A (en) Frequency synthesizer
JPS57162841A (en) Digital pll circuit system
JPS57135555A (en) Phase continuous fsk modulating circuit
JPS56104545A (en) Division ratio setting circuit of pll
JPS57150232A (en) Phase synchronizing loop
GB1526928A (en) Frequency synthesisers
JPS5249711A (en) Synthesizer tuner
JPS6446319A (en) Phase locked loop circuit
JPS5675744A (en) Digital phase control circuit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071203

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 9

Free format text: PAYMENT UNTIL: 20081203

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091203

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees