JPS5675744A - Digital phase control circuit - Google Patents

Digital phase control circuit

Info

Publication number
JPS5675744A
JPS5675744A JP15144779A JP15144779A JPS5675744A JP S5675744 A JPS5675744 A JP S5675744A JP 15144779 A JP15144779 A JP 15144779A JP 15144779 A JP15144779 A JP 15144779A JP S5675744 A JPS5675744 A JP S5675744A
Authority
JP
Japan
Prior art keywords
phase
clock
input data
circuit
trailing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15144779A
Other languages
Japanese (ja)
Other versions
JPH0245387B2 (en
Inventor
Tetsumasa Ooyama
Akihiko Takada
Ikuo Washiyama
Katsumi Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
NTT Inc
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP15144779A priority Critical patent/JPS5675744A/en
Publication of JPS5675744A publication Critical patent/JPS5675744A/en
Publication of JPH0245387B2 publication Critical patent/JPH0245387B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

PURPOSE:To increase the effect of jitter compression, by controlling the output clock of a phase control circuit at leading and trailing point of input data. CONSTITUTION:The 0 phase clock nBc is fed to a shift register 13 constituting a frequency divider. When the input data 101 is input to FF1, the pi phase clock nBc is transferred to the shift register 13 at an earlier time from an AND circuit 18, and control is made so that the advance is made by a half phase of the pi phase after the conversion point of input data, allowing to cause the effect of compression by this share. The trailing pulse of the input data 101 is compared with the clock 116 of the register 13 and the AND circuit 17 to obtain the clock which is delayed by a half phase of the pi phase at the trailing and leading points of the input data at the output of an NAND circuit 10, and delayed clock is obtained at the terminal Qi frequency-divided.
JP15144779A 1979-11-22 1979-11-22 Digital phase control circuit Granted JPS5675744A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15144779A JPS5675744A (en) 1979-11-22 1979-11-22 Digital phase control circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15144779A JPS5675744A (en) 1979-11-22 1979-11-22 Digital phase control circuit

Publications (2)

Publication Number Publication Date
JPS5675744A true JPS5675744A (en) 1981-06-23
JPH0245387B2 JPH0245387B2 (en) 1990-10-09

Family

ID=15518790

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15144779A Granted JPS5675744A (en) 1979-11-22 1979-11-22 Digital phase control circuit

Country Status (1)

Country Link
JP (1) JPS5675744A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6361896A (en) * 1986-09-01 1988-03-18 Furukawa Electric Co Ltd:The Heat transfer pipe with small diameter

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6361896A (en) * 1986-09-01 1988-03-18 Furukawa Electric Co Ltd:The Heat transfer pipe with small diameter

Also Published As

Publication number Publication date
JPH0245387B2 (en) 1990-10-09

Similar Documents

Publication Publication Date Title
JPS5539490A (en) Phase synchronizing signal generator circuit
GB1480581A (en) Phase-locked loop
JPS5360150A (en) Instantaneous leading-in system for digital phase lock loop
JPS5686582A (en) Quantizing system at reception side for video information transmitter
JPS5675744A (en) Digital phase control circuit
GB1229376A (en)
ES319506A1 (en) Subordination device in phase of a signal supplied by a clock. (Machine-translation by Google Translate, not legally binding)
JPS5679524A (en) Conversion circuit for duty cycle
JPS57162839A (en) Direct variable type freuquency division circuit
JPS5394755A (en) Frequency feedback type circuit
JPS5333038A (en) Phase synchronizing oscillator
GB1413608A (en) Phase-controlled oscillator circuit
JPS56110363A (en) Multiplexing circuit using pll
JPS54124662A (en) Digital phase synchronizing loop
JPS55125780A (en) Time axis correction unit
JPS5787241A (en) Phase synchronizing circuit for optional frequency conversion
JPS51140513A (en) Color burst signal extracting circuit
JPS57154946A (en) Synchronizing system of digital phase
JPS5469372A (en) Phase synchronizing circuit
JPS52120660A (en) Digital type variable frequency oscillator
JPS57162841A (en) Digital pll circuit system
JPS57135555A (en) Phase continuous fsk modulating circuit
JPS56100530A (en) Set circuit of digital value
JPS56125135A (en) Phase synchronizing circuit
JPS56119553A (en) Timing reproducing device