JPS5444451A - Address extension system - Google Patents

Address extension system

Info

Publication number
JPS5444451A
JPS5444451A JP11095277A JP11095277A JPS5444451A JP S5444451 A JPS5444451 A JP S5444451A JP 11095277 A JP11095277 A JP 11095277A JP 11095277 A JP11095277 A JP 11095277A JP S5444451 A JPS5444451 A JP S5444451A
Authority
JP
Japan
Prior art keywords
address
memory
register
extended
accessing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11095277A
Other languages
Japanese (ja)
Inventor
Hiroaki Takechi
Kiyoshi Watariki
Masashi Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11095277A priority Critical patent/JPS5444451A/en
Publication of JPS5444451A publication Critical patent/JPS5444451A/en
Pending legal-status Critical Current

Links

Landscapes

  • Microcomputers (AREA)
  • Memory System (AREA)

Abstract

PURPOSE: To enable to connect exctension memory only with a simple control circuit by locating the extension address register to the extended memory side and by accessing for this register with the address in the basic address space.
CONSTITUTION: CPU accesses first the extended address register EAR in the extended memory controller EMC, and the upper rank n-bit of the head address of the area of extension memory EM for the objective is written in with the store instruction twice. Further, accessing is made by selecting either of the addresses among the specific bytes in the fundamental memory area. When the controller EMC monitors the address pattern and detects that it is the specific address, the lower rank m bits of the address of the common BUS are fetched and they are synthesized with the data of register EAR and delivered to the memory EM in m+n bits. Thus, the accessing to the extended memory EM is executed with the same speed similarly as the case with the fundamental memory via the control circuit EMC.
COPYRIGHT: (C)1979,JPO&Japio
JP11095277A 1977-09-14 1977-09-14 Address extension system Pending JPS5444451A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11095277A JPS5444451A (en) 1977-09-14 1977-09-14 Address extension system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11095277A JPS5444451A (en) 1977-09-14 1977-09-14 Address extension system

Publications (1)

Publication Number Publication Date
JPS5444451A true JPS5444451A (en) 1979-04-07

Family

ID=14548691

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11095277A Pending JPS5444451A (en) 1977-09-14 1977-09-14 Address extension system

Country Status (1)

Country Link
JP (1) JPS5444451A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58203539A (en) * 1982-05-21 1983-11-28 Hitachi Ltd Data processor
JPS5949622A (en) * 1982-09-16 1984-03-22 Hitachi Ltd Access system of input and output device
JPS6034648U (en) * 1983-08-12 1985-03-09 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Memory paging system in microcomputer
JPS60169954A (en) * 1984-02-15 1985-09-03 Fuji Electric Co Ltd Memory access system
US5125473A (en) * 1988-11-15 1992-06-30 Kabushiki Kaisha Kenwood Speaker damper configuration

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49112547A (en) * 1973-02-06 1974-10-26
JPS5171648A (en) * 1974-12-18 1976-06-21 Panafacom Ltd

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49112547A (en) * 1973-02-06 1974-10-26
JPS5171648A (en) * 1974-12-18 1976-06-21 Panafacom Ltd

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58203539A (en) * 1982-05-21 1983-11-28 Hitachi Ltd Data processor
JPH0315777B2 (en) * 1982-05-21 1991-03-01 Hitachi Ltd
JPS5949622A (en) * 1982-09-16 1984-03-22 Hitachi Ltd Access system of input and output device
JPS6034648U (en) * 1983-08-12 1985-03-09 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション Memory paging system in microcomputer
JPH049639Y2 (en) * 1983-08-12 1992-03-10
JPS60169954A (en) * 1984-02-15 1985-09-03 Fuji Electric Co Ltd Memory access system
US5125473A (en) * 1988-11-15 1992-06-30 Kabushiki Kaisha Kenwood Speaker damper configuration

Similar Documents

Publication Publication Date Title
JPS5764383A (en) Address converting method and its device
JPS5444451A (en) Address extension system
EP1035477A3 (en) Improved cache memory and system
EP0676687A3 (en) Power management units for computer systems.
JPS5591030A (en) Address extending system of microprocessor
JPS5694451A (en) Microprocessor incorporating memory
JPS5474632A (en) Data processor
JPS55105760A (en) Memory control unit
JPS5698766A (en) Virtual memory control system
JPS5326632A (en) Common memory control unit
JPS5616982A (en) Buffer memory control system
JPS5563422A (en) Data transfer system
JPS55101180A (en) Address extension unit
JPS54540A (en) Computer composite system
JPS5644178A (en) Buffer memory control system
JPS56143049A (en) Output circuit
JPS5561866A (en) Memory designation system
JPS5451433A (en) Data processing system
JPS6426250A (en) Memory readout circuit for cpu
JPS5436144A (en) Address conversion unit
JPS5636744A (en) Microcomputer unit
JPS5448459A (en) Control unit of instruction advance fetch
JPS5475938A (en) Data processor of multiplex artificial memory system
JPS6343563Y2 (en)
JPS55147720A (en) Multimemory bus