JPS54121628A - Memory unit control system - Google Patents

Memory unit control system

Info

Publication number
JPS54121628A
JPS54121628A JP2938678A JP2938678A JPS54121628A JP S54121628 A JPS54121628 A JP S54121628A JP 2938678 A JP2938678 A JP 2938678A JP 2938678 A JP2938678 A JP 2938678A JP S54121628 A JPS54121628 A JP S54121628A
Authority
JP
Japan
Prior art keywords
memory
initial writing
cpu
microprogram
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2938678A
Other languages
Japanese (ja)
Inventor
Yukiro Shiraokawa
Keizo Aoyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP2938678A priority Critical patent/JPS54121628A/en
Publication of JPS54121628A publication Critical patent/JPS54121628A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory

Abstract

PURPOSE:To secure insertion of the initial writing program to an optional place in the microprogram by carrying out the initial writing to the memory via the microprogram of CPU when CPU decides the power supply making time. CONSTITUTION:Memory initializing signal 16 is transmitted from CPU at the power supply making time to perform the initial writing. After the writing action completed for all addresses of the memory, signal 19 indicating the end of the memory cycle is sent to CPU from timing generator circuit 8 to inform the end of operation. Accordingly, the microprogram has only to carry out the mode designation for the initial writing and the test for the memory contents of the power making signal (power-on signal) when the initial writing is carried out. Thus, the initial writing is given to the memory through the microprogram when CPU decides the power making time, ensuring the start of the initial writing with an optional timing.
JP2938678A 1978-03-15 1978-03-15 Memory unit control system Pending JPS54121628A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2938678A JPS54121628A (en) 1978-03-15 1978-03-15 Memory unit control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2938678A JPS54121628A (en) 1978-03-15 1978-03-15 Memory unit control system

Publications (1)

Publication Number Publication Date
JPS54121628A true JPS54121628A (en) 1979-09-20

Family

ID=12274687

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2938678A Pending JPS54121628A (en) 1978-03-15 1978-03-15 Memory unit control system

Country Status (1)

Country Link
JP (1) JPS54121628A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2623650A1 (en) * 1987-11-20 1989-05-26 Sgs Thomson Microelectronics MONOLITHIC ELECTRONIC COMPONENT PROVIDED WITH A COMMON DECODER FOR ITS BLIND MEMORY AND ITS PROCESSING MEMORY
JPH02100526A (en) * 1988-10-07 1990-04-12 Fuji Electric Co Ltd Individual identification method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2623650A1 (en) * 1987-11-20 1989-05-26 Sgs Thomson Microelectronics MONOLITHIC ELECTRONIC COMPONENT PROVIDED WITH A COMMON DECODER FOR ITS BLIND MEMORY AND ITS PROCESSING MEMORY
JPH01166156A (en) * 1987-11-20 1989-06-30 Sgs Thomson Microelectron Sa Monolithic electronic device
JPH02100526A (en) * 1988-10-07 1990-04-12 Fuji Electric Co Ltd Individual identification method

Similar Documents

Publication Publication Date Title
JPS53128935A (en) Starting device for mobile computer
JPS54121628A (en) Memory unit control system
JPS5642827A (en) Data processor
JPS54527A (en) Control circuit for terminal unit
JPS5528190A (en) Microprogram control system
JPS5496337A (en) Electronic computer device
JPS54121626A (en) Memory unit control system
JPS5544662A (en) Input/output program control unit
JPS5528587A (en) Control circuit of memory device
JPS54152833A (en) Display system
JPS55159257A (en) Debugging system
JPS54152440A (en) Microprogram controller
JPS5299735A (en) Initial program counter setting system
JPS54121627A (en) Memory unit control system
JPS54134946A (en) Monitor system for program frequency
JPS5452438A (en) Address generation system
JPS5311549A (en) Debugging unit for software
JPS54140846A (en) Micro-diagnostic system
JPS5414127A (en) Test method of memory unit and its unit
JPS56162158A (en) Debug device of microcomputer
JPS5583941A (en) Microprogram system
JPS5258929A (en) Treating device for electrophotography
JPS6472241A (en) Hardware debugger
JPS5597637A (en) Interface circuit for character/pattern display unit
BURAK et al. Optimization of physical loading conditions for cylindrical shells