JPS5528190A - Microprogram control system - Google Patents

Microprogram control system

Info

Publication number
JPS5528190A
JPS5528190A JP10201578A JP10201578A JPS5528190A JP S5528190 A JPS5528190 A JP S5528190A JP 10201578 A JP10201578 A JP 10201578A JP 10201578 A JP10201578 A JP 10201578A JP S5528190 A JPS5528190 A JP S5528190A
Authority
JP
Japan
Prior art keywords
check point
register
microprogram
instruction
program
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10201578A
Other languages
Japanese (ja)
Inventor
Masao Kimura
Toshio Nakamura
Masao Togawa
Haruo Hayamizu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP10201578A priority Critical patent/JPS5528190A/en
Publication of JPS5528190A publication Critical patent/JPS5528190A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE: To enable to restart the program from the check point, when interruption is caused, by setting suitable check point to the microprogram routine and shunting the memory means for the condition of execution of program every check point.
CONSTITUTION: The microprogram is stored to the control memory unit CM1, and the instruction of address represented in the control address register 2 is read out to the microinstruction register 3 and the instruction is executed. Further, check point is set to suitable instruction of the microprogram routine, and the save hardware set 10 is started with the check point signal CPS from the decoder 4 of the micro instruction order at this point, to store the state of execution of the program to the tentative memory unit 7 every check point. Further, when interruption is caused, the content tentatively stored in the unit 7 with register 2 is read out at the tentative memory register 9 and to supply it to the register group 5 using the microprogram.
COPYRIGHT: (C)1980,JPO&Japio
JP10201578A 1978-08-22 1978-08-22 Microprogram control system Pending JPS5528190A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10201578A JPS5528190A (en) 1978-08-22 1978-08-22 Microprogram control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10201578A JPS5528190A (en) 1978-08-22 1978-08-22 Microprogram control system

Publications (1)

Publication Number Publication Date
JPS5528190A true JPS5528190A (en) 1980-02-28

Family

ID=14315921

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10201578A Pending JPS5528190A (en) 1978-08-22 1978-08-22 Microprogram control system

Country Status (1)

Country Link
JP (1) JPS5528190A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55146548A (en) * 1979-05-02 1980-11-14 Nec Corp Microprogram controlling unit
JPS57105048A (en) * 1980-12-23 1982-06-30 Fujitsu Ltd Reset control processing system of task
JPS63106850A (en) * 1986-10-24 1988-05-11 Hitachi Ltd Page fault restart processing system
JPH01155434A (en) * 1987-12-11 1989-06-19 Nec Ic Microcomput Syst Ltd Exception processor
JPH02148164A (en) * 1988-11-30 1990-06-07 Hitachi Ltd Processor and its drawback and return method
JPH04350726A (en) * 1991-05-29 1992-12-04 Nec Corp Microprocessor
US7374025B2 (en) 2003-10-23 2008-05-20 Yamaha Hatsudoki Kabushiki Kaisha Brake Disc

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55146548A (en) * 1979-05-02 1980-11-14 Nec Corp Microprogram controlling unit
JPS57105048A (en) * 1980-12-23 1982-06-30 Fujitsu Ltd Reset control processing system of task
JPS63106850A (en) * 1986-10-24 1988-05-11 Hitachi Ltd Page fault restart processing system
JPH01155434A (en) * 1987-12-11 1989-06-19 Nec Ic Microcomput Syst Ltd Exception processor
JPH02148164A (en) * 1988-11-30 1990-06-07 Hitachi Ltd Processor and its drawback and return method
JPH04350726A (en) * 1991-05-29 1992-12-04 Nec Corp Microprocessor
US7374025B2 (en) 2003-10-23 2008-05-20 Yamaha Hatsudoki Kabushiki Kaisha Brake Disc
US7575107B2 (en) 2003-10-23 2009-08-18 Yamaha Hatsudoki Kabushiki Kaisha Brake disc

Similar Documents

Publication Publication Date Title
JPS56149646A (en) Operation controller
JPS5528190A (en) Microprogram control system
JPS55119747A (en) Microprogram control unit
JPS5487145A (en) Display system for data comparison and agreement
JPS5543635A (en) Data processor of microprogram control
JPS5277548A (en) Micro program address control system
JPS53130943A (en) Microprogram control system
JPS54140846A (en) Micro-diagnostic system
JPS5642858A (en) Microprogram control system
JPS5537656A (en) Microprogram control system
JPS5249741A (en) Microprogram control unit
JPS55124806A (en) Sequencing circuit of microcomputer
JPS54152440A (en) Microprogram controller
JPS54151331A (en) Data processor
JPS5439542A (en) Microprogram control system
JPS5676803A (en) Instruction system for sequence controller of stored program system
JPS5561864A (en) Hold control system for address comparison register
JPS5448459A (en) Control unit of instruction advance fetch
JPS56121150A (en) Instruction advance-taking system
JPS5339032A (en) Branch control system
JPS5475960A (en) Microprogram address control system
JPS5599652A (en) Microprogram control unit
JPS5760442A (en) Instruction refetch control system
JPS55146548A (en) Microprogram controlling unit
JPS5617402A (en) Programmable sequence controller