JPS5339869A - Semiconductor chip mounting base plate - Google Patents

Semiconductor chip mounting base plate

Info

Publication number
JPS5339869A
JPS5339869A JP11521576A JP11521576A JPS5339869A JP S5339869 A JPS5339869 A JP S5339869A JP 11521576 A JP11521576 A JP 11521576A JP 11521576 A JP11521576 A JP 11521576A JP S5339869 A JPS5339869 A JP S5339869A
Authority
JP
Japan
Prior art keywords
chip mounting
base plate
semiconductor chip
mounting base
effluence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11521576A
Other languages
Japanese (ja)
Inventor
Harumoto Nakada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP11521576A priority Critical patent/JPS5339869A/en
Publication of JPS5339869A publication Critical patent/JPS5339869A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Die Bonding (AREA)

Abstract

PURPOSE: To improve working efficiency by providing a dam around a chip mounting portion through thick film printing thereby preventing the effluence of bonding agent or sealing resin.
COPYRIGHT: (C)1978,JPO&Japio
JP11521576A 1976-09-24 1976-09-24 Semiconductor chip mounting base plate Pending JPS5339869A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11521576A JPS5339869A (en) 1976-09-24 1976-09-24 Semiconductor chip mounting base plate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11521576A JPS5339869A (en) 1976-09-24 1976-09-24 Semiconductor chip mounting base plate

Publications (1)

Publication Number Publication Date
JPS5339869A true JPS5339869A (en) 1978-04-12

Family

ID=14657205

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11521576A Pending JPS5339869A (en) 1976-09-24 1976-09-24 Semiconductor chip mounting base plate

Country Status (1)

Country Link
JP (1) JPS5339869A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58106942U (en) * 1982-01-13 1983-07-21 セイコーエプソン株式会社 Circuit board for wire bonding
JPS59136496A (en) * 1983-01-25 1984-08-06 Seiko Instr & Electronics Ltd Dial plate for wristwatch

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58106942U (en) * 1982-01-13 1983-07-21 セイコーエプソン株式会社 Circuit board for wire bonding
JPS59136496A (en) * 1983-01-25 1984-08-06 Seiko Instr & Electronics Ltd Dial plate for wristwatch

Similar Documents

Publication Publication Date Title
JPS52124865A (en) Semiconductor device
JPS5315763A (en) Resin sealed type semiconductor device
JPS548462A (en) Manufacture for semiconductor
JPS5339869A (en) Semiconductor chip mounting base plate
JPS5251879A (en) Semiconductor integrated circuit
JPS5577160A (en) Semiconductor device
JPS5275180A (en) Package for integrated circuits
JPS5415674A (en) Semiconductor device containing schottky barrier
JPS5339067A (en) Production of semiconductor device
JPS53135579A (en) Liquid sealing semiconductor device
JPS5254373A (en) Packaging construction for semiconductor element
JPS52117067A (en) Semiconductor device
JPS54577A (en) Resin seal semiconductor device
JPS5280780A (en) Semiconductor device
JPS53124070A (en) Semiconductor device
JPS5347770A (en) Production of semiconductor device
JPS5418280A (en) Resin sealed semiconductor device
JPS52119067A (en) Semiconductor device
JPS52153669A (en) Photo mask of semiconductor integrated circuit
JPS5314560A (en) Production of semiconductor device
JPS532079A (en) Frame structure for semiconductor device and its manufacture
JPS5379375A (en) Semiconductor device
JPS5315759A (en) Electronic parts
JPS5333057A (en) Bump type semiconductor device
JPS5361970A (en) Semiconductor element