JPS5326539A - Data exchenge system - Google Patents
Data exchenge systemInfo
- Publication number
- JPS5326539A JPS5326539A JP10052876A JP10052876A JPS5326539A JP S5326539 A JPS5326539 A JP S5326539A JP 10052876 A JP10052876 A JP 10052876A JP 10052876 A JP10052876 A JP 10052876A JP S5326539 A JPS5326539 A JP S5326539A
- Authority
- JP
- Japan
- Prior art keywords
- data
- exchenge
- memory device
- cpu
- improving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/001—Arbitration of resources in a display system, e.g. control of access to frame buffer by video controller and/or main processor
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0247—Flicker reduction other than flicker reduction circuits used for single beam cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/18—Use of a frame buffer in a display terminal, inclusive of the display panel
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Human Computer Interaction (AREA)
- Multimedia (AREA)
- Computer Hardware Design (AREA)
- Bus Control (AREA)
- Digital Computer Display Output (AREA)
- Memory System (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10052876A JPS5326539A (en) | 1976-08-25 | 1976-08-25 | Data exchenge system |
| US05/827,112 US4156904A (en) | 1976-08-25 | 1977-08-23 | Computer systems having a common memory shared between a central processor and a CRT display |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10052876A JPS5326539A (en) | 1976-08-25 | 1976-08-25 | Data exchenge system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5326539A true JPS5326539A (en) | 1978-03-11 |
| JPS5611332B2 JPS5611332B2 (show.php) | 1981-03-13 |
Family
ID=14276453
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10052876A Granted JPS5326539A (en) | 1976-08-25 | 1976-08-25 | Data exchenge system |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4156904A (show.php) |
| JP (1) | JPS5326539A (show.php) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5945544A (ja) * | 1982-09-09 | 1984-03-14 | Toshiba Corp | 表示デ−タ転送方式 |
| JPS61208553A (ja) * | 1985-03-11 | 1986-09-16 | ア−ルシ−エ− コ−ポレ−ション | コンピユータ・アクセス制御方法及びコンピユータ・アクセス制御装置 |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4325116A (en) * | 1979-08-21 | 1982-04-13 | International Business Machines Corporation | Parallel storage access by multiprocessors |
| US4409652A (en) * | 1980-09-12 | 1983-10-11 | Siemens Ag | Apparatus for processing digital signals |
| US4450534A (en) * | 1981-05-14 | 1984-05-22 | Texas Instruments Incorporated | Multiprocessor with dedicated display |
| DE3138930C2 (de) * | 1981-09-30 | 1985-11-07 | Siemens AG, 1000 Berlin und 8000 München | Datensichtgerät |
| US4719567A (en) * | 1982-04-29 | 1988-01-12 | Motorola, Inc. | Method and apparatus for limiting bus utilization |
| JPS59180871A (ja) * | 1983-03-31 | 1984-10-15 | Fujitsu Ltd | 半導体メモリ装置 |
| US4694392A (en) * | 1983-04-27 | 1987-09-15 | Ballard Jerry L | Video display control |
| US4866600A (en) * | 1983-04-27 | 1989-09-12 | Tandy Corporation | Computer video control system |
| IT1159408B (it) * | 1983-05-13 | 1987-02-25 | Olivetti & Co Spa | Apparecchiatura di stampa per terminali di comunicazione tipo videotex |
| JPS60173580A (ja) * | 1984-02-20 | 1985-09-06 | 株式会社アスキ− | 表示制御装置 |
| US4811204A (en) * | 1984-08-16 | 1989-03-07 | Vadem Corporation | Direct memory access and display system |
| US5109501A (en) * | 1986-10-13 | 1992-04-28 | Matsushita Electric Industrial Co., Ltd. | Data transfer apparatus having a transferable data counter |
| US4860251A (en) * | 1986-11-17 | 1989-08-22 | Sun Microsystems, Inc. | Vertical blanking status flag indicator system |
| JPS63243989A (ja) * | 1987-03-31 | 1988-10-11 | 株式会社東芝 | メモリ制御装置 |
| DE69022756T2 (de) * | 1989-03-08 | 1996-03-21 | Canon Kk | Ausgabevorrichtung. |
| DE4213593A1 (de) * | 1992-04-24 | 1993-10-28 | Sel Alcatel Ag | Verfahren und Vorrichtung zur Übertragung von Datenpaketen |
| US5815167A (en) * | 1996-06-27 | 1998-09-29 | Intel Corporation | Method and apparatus for providing concurrent access by a plurality of agents to a shared memory |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL297037A (show.php) * | 1962-08-23 | |||
| US3653001A (en) * | 1967-11-13 | 1972-03-28 | Bell Telephone Labor Inc | Time-shared computer graphics system having data processing means at display terminals |
| US3828319A (en) * | 1969-06-23 | 1974-08-06 | Ipc Service Ltd | Composition system |
| US3934232A (en) * | 1974-04-25 | 1976-01-20 | Honeywell Information Systems, Inc. | Interprocessor communication apparatus for a data processing system |
-
1976
- 1976-08-25 JP JP10052876A patent/JPS5326539A/ja active Granted
-
1977
- 1977-08-23 US US05/827,112 patent/US4156904A/en not_active Expired - Lifetime
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5945544A (ja) * | 1982-09-09 | 1984-03-14 | Toshiba Corp | 表示デ−タ転送方式 |
| JPS61208553A (ja) * | 1985-03-11 | 1986-09-16 | ア−ルシ−エ− コ−ポレ−ション | コンピユータ・アクセス制御方法及びコンピユータ・アクセス制御装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| US4156904A (en) | 1979-05-29 |
| JPS5611332B2 (show.php) | 1981-03-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5326539A (en) | Data exchenge system | |
| JPS52149036A (en) | Detection method for memory capacity | |
| JPS5313325A (en) | Connection method between information processing unit and peripheral device | |
| JPS5363833A (en) | Cyclic buffer receiving system | |
| JPS5326632A (en) | Common memory control unit | |
| JPS5337345A (en) | Collecting and treating system for digital data | |
| JPS5336149A (en) | Information processing system | |
| JPS535938A (en) | Double addressing circuit | |
| JPS5285444A (en) | Information processing system | |
| JPS52140243A (en) | Information processing unit containing use | |
| JPS52132748A (en) | Information i/o control system | |
| JPS5360529A (en) | Data processor | |
| JPS52149446A (en) | Coupling system between a plural number of cpu#s and one memory unit | |
| JPS52120732A (en) | Microcomputer | |
| JPS5333552A (en) | Retry function confirmation system for data processor | |
| JPS538538A (en) | Electronic computer | |
| JPS5289438A (en) | Request selection device | |
| JPS538536A (en) | Electronic computer | |
| JPS52141152A (en) | Data collection system | |
| JPS535545A (en) | Normal operation confirming device for computer | |
| JPS52137233A (en) | Computer duplex system | |
| JPS53122338A (en) | Data processor | |
| JPS533043A (en) | Electronic computer | |
| JPS5350628A (en) | Information processing system | |
| JPS52156525A (en) | Data highway station for remote system |