JPS5242371A - Multi-chip packaged semiconductor device - Google Patents

Multi-chip packaged semiconductor device

Info

Publication number
JPS5242371A
JPS5242371A JP50117694A JP11769475A JPS5242371A JP S5242371 A JPS5242371 A JP S5242371A JP 50117694 A JP50117694 A JP 50117694A JP 11769475 A JP11769475 A JP 11769475A JP S5242371 A JPS5242371 A JP S5242371A
Authority
JP
Japan
Prior art keywords
semiconductor device
packaged semiconductor
chip packaged
chip
holes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP50117694A
Other languages
Japanese (ja)
Inventor
Wataru Nozaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP50117694A priority Critical patent/JPS5242371A/en
Publication of JPS5242371A publication Critical patent/JPS5242371A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item

Abstract

PURPOSE:To package LSIs at high density by connection by means of wire bonding and through-holes.
JP50117694A 1975-10-01 1975-10-01 Multi-chip packaged semiconductor device Pending JPS5242371A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP50117694A JPS5242371A (en) 1975-10-01 1975-10-01 Multi-chip packaged semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50117694A JPS5242371A (en) 1975-10-01 1975-10-01 Multi-chip packaged semiconductor device

Publications (1)

Publication Number Publication Date
JPS5242371A true JPS5242371A (en) 1977-04-01

Family

ID=14717974

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50117694A Pending JPS5242371A (en) 1975-10-01 1975-10-01 Multi-chip packaged semiconductor device

Country Status (1)

Country Link
JP (1) JPS5242371A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4446477A (en) * 1981-08-21 1984-05-01 Sperry Corporation Multichip thin film module
US5166773A (en) * 1989-07-03 1992-11-24 General Electric Company Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid
US5209390A (en) * 1989-07-03 1993-05-11 General Electric Company Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4446477A (en) * 1981-08-21 1984-05-01 Sperry Corporation Multichip thin film module
US5166773A (en) * 1989-07-03 1992-11-24 General Electric Company Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid
US5209390A (en) * 1989-07-03 1993-05-11 General Electric Company Hermetic package and packaged semiconductor chip having closely spaced leads extending through the package lid

Similar Documents

Publication Publication Date Title
JPS5282183A (en) Connecting wires for semiconductor devices
JPS5270780A (en) Manufacture of semiconductor device
CA1017071A (en) Plastic power semiconductor flip chip package
MY8300221A (en) Packaging of electone elements e.g.semiconductor ic chips
CA1021066A (en) Semiconductor chip interconnect package
JPS5239378A (en) Silicon-gated mos type semiconductor device
JPS51145276A (en) Semiconductor device
JPS5210074A (en) Intergrated circuit device
JPS5242371A (en) Multi-chip packaged semiconductor device
JPS5230162A (en) Semiconductor device
JPS5279658A (en) Semiconductor device
JPS5254599A (en) Snack chip package
JPS51112177A (en) Semiconductor equipment
JPS5210085A (en) Semiconductor device
JPS51132765A (en) Semiconductor device
JPS5356968A (en) High frequency semiconductor device
JPS5250167A (en) Semiconductor device
JPS5239374A (en) Device for fabrication of semiconductor
JPS5314560A (en) Production of semiconductor device
JPS545391A (en) Manufacture of semiconductor device
JPS5375763A (en) Manufacture for semiconductor device
JPS5350678A (en) Semiconductor device
JPS52147062A (en) Semiconductor device
JPS5210678A (en) Ic package
JPS5315067A (en) Semiconductor device

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20041207

A601 Written request for extension of time

Effective date: 20050303

Free format text: JAPANESE INTERMEDIATE CODE: A601

A602 Written permission of extension of time

Effective date: 20050418

Free format text: JAPANESE INTERMEDIATE CODE: A602

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050607

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070703

A313 Final decision of rejection without a dissenting response from the applicant

Free format text: JAPANESE INTERMEDIATE CODE: A313

Effective date: 20071121

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080108