JPS5026020B1 - - Google Patents

Info

Publication number
JPS5026020B1
JPS5026020B1 JP45040591A JP4059170A JPS5026020B1 JP S5026020 B1 JPS5026020 B1 JP S5026020B1 JP 45040591 A JP45040591 A JP 45040591A JP 4059170 A JP4059170 A JP 4059170A JP S5026020 B1 JPS5026020 B1 JP S5026020B1
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP45040591A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Publication of JPS5026020B1 publication Critical patent/JPS5026020B1/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42Plated through-holes or plated via connections
    • H05K3/425Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/428Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates having a metal pattern
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0166Polymeric layer used for special processing, e.g. resist for etching insulating material or photoresist used as a mask during plasma etching
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09372Pads and lands
    • H05K2201/09436Pads or lands on permanent coating which covers the other conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0502Patterning and lithography
    • H05K2203/054Continuous temporary metal layer over resist, e.g. for selective electroplating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1377Protective layers
    • H05K2203/1383Temporary protective insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3452Solder masks
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00Metal working
    • Y10T29/49Method of mechanical manufacture
    • Y10T29/49002Electrical device making
    • Y10T29/49117Conductor or circuit manufacturing
    • Y10T29/49124On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155Manufacturing circuit on or in base
    • Y10T29/49165Manufacturing circuit on or in base by forming conductive walled aperture in base
JP45040591A 1969-05-14 1970-05-14 Pending JPS5026020B1 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19691924775 DE1924775B2 (de) 1969-05-14 1969-05-14 Verfahren zur herstellung einer leiterplatte

Publications (1)

Publication Number Publication Date
JPS5026020B1 true JPS5026020B1 (ja) 1975-08-28

Family

ID=5734245

Family Applications (1)

Application Number Title Priority Date Filing Date
JP45040591A Pending JPS5026020B1 (ja) 1969-05-14 1970-05-14

Country Status (9)

Country Link
US (1) US3675318A (ja)
JP (1) JPS5026020B1 (ja)
BE (1) BE750411A (ja)
CH (1) CH504148A (ja)
DE (1) DE1924775B2 (ja)
FR (1) FR2047563A5 (ja)
GB (1) GB1268317A (ja)
LU (1) LU60904A1 (ja)
NL (1) NL7006717A (ja)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5217779U (ja) * 1975-07-22 1977-02-08
JPS53121371U (ja) * 1977-03-04 1978-09-27

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2838982B2 (de) * 1978-09-07 1980-09-18 Standard Elektrik Lorenz Ag, 7000 Stuttgart Verfahren zum Herstellen von Mehrebenen-Leiterplatten
DE2920940A1 (de) * 1979-05-21 1980-12-04 Schering Ag Verfahren zur herstellung von gedruckten schaltungen
DE3137279C2 (de) * 1981-09-18 1986-12-11 Wilhelm Ruf KG, 8000 München Verfahren zur Herstellung von Mehrlagen-Leiterplatten sowie nach dem Verfahren hergestellte mehrlagige Leiterplatte
JPS59181094A (ja) * 1983-03-30 1984-10-15 日本メクトロン株式会社 回路基板相互のスル−ホ−ル導通法
DE3427015A1 (de) * 1984-07-21 1986-01-30 Nippon Mektron, Ltd., Tokio/Tokyo Verfahren zur herstellung von durchkontaktierungen in gedruckten schaltungen
DE3576900D1 (de) * 1985-12-30 1990-05-03 Ibm Deutschland Verfahren zum herstellen von gedruckten schaltungen.
JPH0423485A (ja) * 1990-05-18 1992-01-27 Cmk Corp プリント配線板とその製造法
US5142775A (en) * 1990-10-30 1992-09-01 International Business Machines Corporation Bondable via
US5802714A (en) * 1994-07-19 1998-09-08 Hitachi, Ltd. Method of finishing a printed wiring board with a soft etching solution and a preserving treatment or a solder-leveling treatment
US5799393A (en) * 1994-11-09 1998-09-01 Blaupunkt-Werke Gmbh Method for producing a plated-through hole on a printed-circuit board
US5509200A (en) * 1994-11-21 1996-04-23 International Business Machines Corporation Method of making laminar stackable circuit board structure
US6349456B1 (en) * 1998-12-31 2002-02-26 Motorola, Inc. Method of manufacturing photodefined integral capacitor with self-aligned dielectric and electrodes
TWI286826B (en) * 2001-12-28 2007-09-11 Via Tech Inc Semiconductor package substrate and process thereof
JP4772702B2 (ja) * 2007-01-11 2011-09-14 富士通株式会社 プリント基板およびプリント基板ユニット並びに導電体の上がり量検出方法
US8104171B2 (en) * 2008-08-27 2012-01-31 Advanced Semiconductor Engineering, Inc. Method of fabricating multi-layered substrate
CN106455333A (zh) * 2016-11-15 2017-02-22 清远市富盈电子有限公司 一种pcb金属包边板改善锣边铜披锋的制作工艺
CN110545634A (zh) * 2019-08-29 2019-12-06 江苏上达电子有限公司 一种先做线路再镀孔铜的多层精细线路板的制作方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3371249A (en) * 1962-03-19 1968-02-27 Sperry Rand Corp Laminar circuit assmebly
US3334395A (en) * 1962-11-26 1967-08-08 Northrop Corp Method of making a metal printed circuit board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5217779U (ja) * 1975-07-22 1977-02-08
JPS53121371U (ja) * 1977-03-04 1978-09-27

Also Published As

Publication number Publication date
LU60904A1 (ja) 1970-07-16
CH504148A (de) 1971-02-28
DE1924775B2 (de) 1971-06-09
NL7006717A (ja) 1970-11-17
DE1924775A1 (de) 1971-03-11
BE750411A (fr) 1970-11-16
FR2047563A5 (ja) 1971-03-12
GB1268317A (en) 1972-03-29
US3675318A (en) 1972-07-11

Similar Documents

Publication Publication Date Title
AU2270770A (ja)
FR2047563A5 (ja)
AU465452B2 (ja)
AU429630B2 (ja)
AU2355770A (ja)
AU427401B2 (ja)
AU470301B1 (ja)
AU428129B2 (ja)
AU470661B1 (ja)
AU428074B2 (ja)
AT308690B (ja)
AU425297B2 (ja)
AU417208B2 (ja)
AU414607B2 (ja)
AU410358B2 (ja)
CS148127B1 (ja)
AU4923469A (ja)
AR203167Q (ja)
CS148808B1 (ja)
AU1036070A (ja)
AU5079269A (ja)
BE760833R (ja)
BE743472A (ja)
BE743534A (ja)
AU3858369A (ja)