JPH11274671A - Electric circuit, its manufacture and manufacture device thereof - Google Patents

Electric circuit, its manufacture and manufacture device thereof

Info

Publication number
JPH11274671A
JPH11274671A JP7814998A JP7814998A JPH11274671A JP H11274671 A JPH11274671 A JP H11274671A JP 7814998 A JP7814998 A JP 7814998A JP 7814998 A JP7814998 A JP 7814998A JP H11274671 A JPH11274671 A JP H11274671A
Authority
JP
Japan
Prior art keywords
fluid
pattern forming
electric circuit
pattern
forming surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7814998A
Other languages
Japanese (ja)
Other versions
JP4741045B2 (en
Inventor
Eiji Natori
栄治 名取
Taketomi Kamikawa
武富 上川
Setsuya Iwashita
節也 岩下
Tatsuya Shimoda
達也 下田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP07814998A priority Critical patent/JP4741045B2/en
Publication of JPH11274671A publication Critical patent/JPH11274671A/en
Application granted granted Critical
Publication of JP4741045B2 publication Critical patent/JP4741045B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Structure Of Printed Boards (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

PROBLEM TO BE SOLVED: To manufacture an arbitrary electric circuit on a pattern forming face through the use of an ink jet system. SOLUTION: Fluid bodies 11-1n containing conductive materials and insulating materials as pattern forming materials are discharged from ink jet-type recording heads 21-2n on the pattern forming face 100 of a substrate 1. The fluid bodies 11-1n discharged on the pattern forming face 110 are caked and an electric circuit 102 is obtained. Since an arbitrary pattern is generated while the materials are changed into various types, the electric circuit containing the desired circuit elements of a capacitor, a coil, a resistor and an active element can be manufactured.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は基板などへの電気回
路の製造技術に係り、特にインクジェット方式等によっ
て任意の電気回路を形成するための電気回路製造技術の
改良に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a technique for manufacturing an electric circuit on a substrate or the like, and more particularly to an improvement in an electric circuit manufacturing technique for forming an arbitrary electric circuit by an ink jet method or the like.

【0002】[0002]

【従来の技術】従来、微小な回路、例えば集積回路を製
造するにはリソグラフィー法等が使用されてきた。この
リソグラフィー法は、シリコンウェハ上にレジストと呼
ばれる感光材を薄く塗布し、ガラス乾板に写真製版で作
成した回路パターンを光で焼き付けて転写するものであ
る。転写されたレジストパターンにイオン等を打ち込ん
で、配線パターンや回路素子を形成していく。上記リソ
グラフィー法を用いた電気回路の製造には写真製版、レ
ジスト塗布、露光、現像等の工程を必要としていたた
め、設備の整った半導体工場等でなければ電気回路の製
造ができなかった。また大きな電気回路を製造するに
は、基板上に個別部品をインサートマシン等で配置し、
基板を半田槽に通して、電気回路基板を作っていた。こ
のような製造ラインで製造される電気回路についても、
インサートマシン、フラックス槽、半田槽等、一貫した
製造設備が必要であった。一方、電気回路の試作品の製
造は、万能基板等を用いて開発者が総ての部品を取り付
け半田付けをする等して製作していた。以上のように、
電気回路を量産するためには設備投資と複雑な工程管理
が必要である一方、試作品を生産するには労力と時間が
かかっていた。
2. Description of the Related Art Conventionally, a lithography method or the like has been used to manufacture a minute circuit, for example, an integrated circuit. In this lithography method, a photosensitive material called a resist is thinly applied on a silicon wafer, and a circuit pattern created by photoengraving is transferred to a glass dry plate by light. By implanting ions or the like into the transferred resist pattern, wiring patterns and circuit elements are formed. Since the production of an electric circuit using the lithography method required processes such as photoengraving, resist coating, exposure, and development, an electric circuit could not be produced without a well-equipped semiconductor factory. In order to manufacture a large electric circuit, individual components are placed on a board by an insert machine or the like,
The circuit board was made by passing the board through a solder bath. For electric circuits manufactured on such a manufacturing line,
Consistent manufacturing equipment such as an insert machine, a flux tank, and a solder tank was required. On the other hand, a prototype of an electric circuit has been manufactured by a developer using a universal board or the like to attach all components and solder them. As mentioned above,
Mass production of electrical circuits required capital investment and complex process control, while producing prototypes required labor and time.

【0003】[0003]

【発明が解決しようとする課題】ところが現在は多品種
少量生産の時代となってきたため、従来の製造方法が必
ずしも効率的かつ経済的ではなくなってきた。すなわち
製造ラインでは製造する電気回路が変更されるたびに製
造設備の設定をやり直しが必要なため、設定や調整にか
かる時間が増えてコストを抑えにくくなってきたのであ
る。また試作品の製作でも同時に複数の試作品を作り、
検討を加えるということが日常的に行われており、手作
りにより試作品の製作のみに時間をかけるのは不経済で
あった。また試作品では回路素子の物理定数を種々に変
更して回路の評価を行うが、基板に回路部品を付ける方
法では物理定数を変更した場合に部品を取り替えるため
に労力を要していた。さらに物理定数は回路部品によっ
て決まるため微妙な物理定数の変更が難しかった。さら
に試作品では回路を検討するために錯綜する配線パター
ン等を識別する必要があるが、従来の半田やリード線に
よる配線では基板を見て一見してどの種類のパターンで
あったかが判りにくいという問題点もあった。上記問題
点に鑑み、本出願人はインクジェット方式等の技術が流
動体を任意のパターンで付着可能であることを利用し、
電気回路の製造技術に新たな選択枝を与えることに想到
した。
However, since the era of high-mix low-volume production has now come, the conventional manufacturing method has not always been efficient and economical. That is, in the manufacturing line, it is necessary to reset the manufacturing equipment each time the electric circuit to be manufactured is changed, so that the time required for the setting and adjustment increases, and it becomes difficult to suppress the cost. In the production of prototypes, several prototypes are made at the same time,
It is a routine practice to consider things, and it was uneconomical to spend time only making prototypes by hand. In the prototype, the circuit is evaluated by changing the physical constants of the circuit elements in various ways. However, in the method of attaching the circuit components to the substrate, when the physical constants are changed, labor is required to replace the components. Furthermore, since the physical constant is determined by the circuit components, it is difficult to change the physical constant delicately. Furthermore, in the prototype, it is necessary to identify complicated wiring patterns, etc. in order to examine the circuit, but it is difficult to see at a glance what kind of pattern it is with conventional wiring using solder or lead wires when looking at the board There were also points. In view of the above problems, the present applicant takes advantage of the fact that a technique such as an ink jet method can attach a fluid in an arbitrary pattern,
I came up with a new option for the manufacturing technology of electric circuits.

【0004】[0004]

【課題を解決するための手段】すなわち本発明の第1の
課題は、従来存在しなかった方法でパターンを形成する
ことにより少量多種生産や試作に適した電気回路を提供
することである。本発明の第2の課題は、従来存在しな
かった方法で回路素子を形成することにより少量多種生
産や試作に適した電気回路を提供することである。本発
明の第3の課題は、識別しやすいパターンを形成するこ
とにより試作に適した電気回路を提供することである。
本発明の第4の課題は、従来存在しなかった方法でパタ
ーンを形成することにより少量多種生産や試作に適した
電気回路の製造方法を提供することである。本発明の第
5の課題は、従来存在しなかった方法で回路素子を形成
することにより少量多種生産や試作に適した電気回路の
製造方法を提供することである。本発明の第6の課題
は、識別しやすいパターンを形成することにより試作に
適した電気回路の製造方法を提供することである。本発
明の第7の課題は、従来存在しなかった方法でパターン
を形成する構成を備えることにより少量多種生産や試作
に適した電気回路製造装置を提供することである。
That is, a first object of the present invention is to provide an electric circuit suitable for small-quantity production and trial production by forming a pattern by a method which has not existed conventionally. A second object of the present invention is to provide an electric circuit suitable for small-quantity production and trial production by forming circuit elements by a method which has not existed conventionally. A third object of the present invention is to provide an electric circuit suitable for trial production by forming a pattern that can be easily identified.
A fourth object of the present invention is to provide a method of manufacturing an electric circuit suitable for small-quantity production and trial production by forming a pattern by a method which has not existed conventionally. A fifth object of the present invention is to provide a method for manufacturing an electric circuit suitable for small-quantity production and trial production by forming circuit elements by a method which has not existed conventionally. A sixth object of the present invention is to provide a method of manufacturing an electric circuit suitable for trial manufacture by forming a pattern that is easy to identify. A seventh object of the present invention is to provide an electric circuit manufacturing apparatus suitable for small-lot production and trial production by providing a structure for forming a pattern by a method which has not existed conventionally.

【0005】上記第1の課題を解決する発明は、パター
ン形成面に形成される電気回路であって、パターン形成
用材料を含んだ流動体がパターン形成面に付着し固化し
て形成されたパターンを備えている電気回路である。
[0005] The invention for solving the first problem is an electric circuit formed on a pattern forming surface, wherein a pattern containing a fluid containing a pattern forming material adheres to the pattern forming surface and solidifies. An electric circuit comprising:

【0006】ここで流動体を付着させる方法としては各
種印刷法等各種の方法を適用できるが、インクジェット
方式によることが好ましい。インクジェット方式によれ
ば、安価な設備でパターン形成面の任意の場所に任意の
厚さで流動体を付着させることができるからである。イ
ンクジェット方式としては、圧電体素子の体積変化によ
り流動体を吐出させるピエゾジェット方式であっても、
熱の印加により急激に蒸気が発生することにより流動体
を吐出させる方式であってもよい。また流動体とは、ノ
ズルから吐出可能な粘度を備えた媒体をいう。水性であ
ると油性であるとを問わない。ノズル等から吐出可能な
流動性(粘度)を備えていれば十分で、個体物質が混入
していても全体として流動体であればよい。流動性は例
えばその流動体の接触角により測ることができる。例え
ば上記パターン形成用材料として、導電性材料、半導電
性材料、絶縁性材料または誘電性材料のうちいずれかを
備えていてもよい。これらの材料は融点以上に加熱され
て溶解されたものでも、溶媒中に微粒子として攪拌され
たものでもよく、溶媒の他に染料や顔料その他の機能性
材料を添加したものであってもよい。また電気回路とは
回路素子間の電気的な協働関係により成り立つ部材のみ
に限定されるものではなく、例えば機械的な、あるいは
意匠的なパターンに広く適用されるものである。つまり
形成されるパターンが特定の電気的特徴を持つ必要はな
くパターン形成材料が一定の電気的特性を持つことに限
定されない。またパターン形成面とはフラット基板の表
面を指す他、曲面状の基板であってもよい。さらにパタ
ーン形成面の硬度が硬い必要はなく、フィルム、紙、ゴ
ム等可撓性を有するものの表面であってもよい。
Here, various methods such as various printing methods can be applied as a method for attaching the fluid, but an ink jet method is preferable. This is because, according to the ink jet method, the fluid can be attached to an arbitrary position on the pattern forming surface at an arbitrary thickness with inexpensive equipment. As the ink jet method, even if it is a piezo jet method that discharges a fluid by changing the volume of the piezoelectric element,
A method in which a fluid is discharged by sudden generation of steam by application of heat may be used. Further, a fluid refers to a medium having a viscosity that can be discharged from a nozzle. It does not matter whether it is aqueous or oily. It is sufficient that the material has fluidity (viscosity) that can be discharged from a nozzle or the like. Fluidity can be measured, for example, by the contact angle of the fluid. For example, any of a conductive material, a semiconductive material, an insulating material, and a dielectric material may be provided as the pattern forming material. These materials may be dissolved by being heated to a melting point or higher, may be stirred as fine particles in a solvent, or may contain a dye, a pigment and other functional materials in addition to the solvent. Further, the electric circuit is not limited to a member formed by an electric cooperative relationship between circuit elements, and is widely applied to, for example, a mechanical or design pattern. That is, the pattern to be formed does not need to have a specific electric characteristic, and the pattern forming material is not limited to having a certain electric characteristic. The pattern forming surface refers to the surface of the flat substrate, and may be a curved substrate. Further, the hardness of the pattern forming surface does not need to be high, and the surface may be a film, paper, rubber, or other flexible material.

【0007】本発明はさらにパターン形成面とパターン
との密着性を高めるための親和性層をさらに備える。ま
たパターンの付着領域を制限するための非親和性層をさ
らに備える。ここで非親和性とは、流動体に対する相対
的に接触角が大きい性質をいう。親和性とは、流動体に
対する接触角が相対的に小さいことをいう。これらの表
現は、流動体に対する膜の挙動を明らかにするために、
親和性と対比して用いられるものである。
The present invention further comprises an affinity layer for improving the adhesion between the pattern forming surface and the pattern. Further, a non-affinity layer for limiting an attachment region of the pattern is further provided. Here, the non-affinity means a property having a relatively large contact angle with a fluid. Affinity means that the contact angle with the fluid is relatively small. These expressions are used to clarify the behavior of the membrane with respect to the fluid
It is used in contrast to affinity.

【0008】上記第2の課題を解決する発明は、パター
ン形成用材料として導電性材料を含んだ流動体が固化し
た配線パターンを備える電気回路である。またパターン
形成用材料として絶縁性材料または誘電性材料を含んだ
流動体が固化した絶縁膜と、パターン形成用材料として
導電性材料を含んだ流動体が絶縁膜を挟んで対向して固
化した電極膜と、によりコンデンサを構成する電気回路
である。またパターン形成用材料として導電性材料を含
んだ流動体がパターン形成面に渦状に付着して固化した
コイルを備える電気回路である。さらにパターン形成用
材料として半導電性材料を含んだ流動体が固化した半導
電性膜の両端に、パターン形成用材料として導電性材料
を含んだ流動体が固化した抵抗器を備える電気回路であ
る。またパターン形成用材料として所定の元素がドーピ
ングされた半導電性材料を含んでいる流動体が、固化す
ることにより形成された半導体回路素子を備える電気回
路である。
The invention for solving the second problem is an electric circuit having a wiring pattern in which a fluid containing a conductive material as a pattern forming material is solidified. An electrode in which a fluid containing an insulating material or a dielectric material as a material for pattern formation is solidified and a fluid containing a conductive material as a material for pattern formation is opposed and solidified across the insulating film. It is an electric circuit that forms a capacitor with the film. Further, the present invention is an electric circuit including a coil in which a fluid containing a conductive material as a material for pattern formation is spirally attached to a pattern formation surface and solidified. Furthermore, the electric circuit includes a resistor in which a fluid containing a conductive material as a pattern forming material is solidified at both ends of a semiconductive film in which a fluid containing a semiconductive material as a material for pattern formation is solidified. . An electric circuit including a semiconductor circuit element formed by solidifying a fluid containing a semiconductive material doped with a predetermined element as a material for pattern formation.

【0009】上記第3の課題を解決する発明は、複数の
パターンを備え、互いのパターンを識別するために異な
る色彩が付されている電気回路である。
The invention which solves the third problem is an electric circuit having a plurality of patterns and different colors for distinguishing the patterns from each other.

【0010】上記第4の課題を解決する発明は、パター
ン形成面に電気回路を形成する電気回路の製造方法にお
いて、パターン形成面に、パターン形成用材料を含んだ
流動体を吐出する工程と、パターン形成面に吐出された
流動体を固化する工程と、を備えた電気回路の製造方法
である。
[0010] The invention for solving the fourth object is a method of manufacturing an electric circuit for forming an electric circuit on a pattern forming surface, comprising: discharging a fluid containing a pattern forming material onto the pattern forming surface; Solidifying the fluid discharged on the pattern forming surface.

【0011】例えば、上記流動体を吐出する工程では、
パターン形成用材料の融点以上に加熱し溶解した材料を
流動体として吐出し、流動体を固化する工程では、パタ
ーン形成面付近の温度をパターン形成用材料の融点より
低い温度に維持し、流動体を固化する。また上記流動体
を吐出する工程では、微粒子として溶媒に攪拌されたパ
ターン形成用材料を流動体として吐出し、流動体を固化
する工程は、パターン形成面付近の温度をパターン形成
用材料の融点以上の温度を加えて微粒子を溶解させる工
程と、当該融点より低い温度を加えて溶解した材料を固
化する工程と、を備える。また、流動体を吐出する前
に、パターン形成面とパターンとの密着性を高めるため
の親和性層を形成する工程を備える。さらに流動体を吐
出する前に、パターンの付着領域を制限するための非親
和性層を形成する工程を備える。
For example, in the step of discharging the fluid,
The step of solidifying the fluid is performed by maintaining the temperature near the pattern formation surface at a temperature lower than the melting point of the pattern forming material by discharging the material heated and melted above the melting point of the pattern forming material as a fluid and solidifying the fluid. To solidify. Further, in the step of discharging the fluid, the step of discharging the pattern forming material agitated in a solvent as fine particles as a fluid, and in the step of solidifying the fluid, the temperature in the vicinity of the pattern forming surface is equal to or higher than the melting point of the pattern forming material. And a step of applying a temperature lower than the melting point to solidify the dissolved material. The method may further include, before discharging the fluid, forming an affinity layer for improving the adhesion between the pattern forming surface and the pattern. The method further includes a step of forming a non-affinity layer for limiting a pattern attachment region before discharging the fluid.

【0012】同じく本発明は、パターン形成面に電気回
路を形成する電気回路の製造方法において、パターン形
成面に接着性材料を吐出する工程と、パターン形成面に
パターン形成用材料の微粒子を散布する工程と、接着性
材料に付着したもの以外の微粒子をパターン形成面から
除去する工程と、を備えた電気回路の製造方法である。
またパターン形成面付近の温度をパターン形成用材料の
融点以上の温度を加えて微粒子を溶解させる工程と、当
該融点より低い温度を加えて溶解した材料を固化する工
程と、を備えていてもよい。さらに接着性材料に付着し
た微粒子を圧縮する工程を備えていてもよい。
According to the present invention, in a method of manufacturing an electric circuit for forming an electric circuit on a pattern forming surface, a step of discharging an adhesive material on the pattern forming surface and spraying fine particles of the pattern forming material on the pattern forming surface. A method of manufacturing an electric circuit, comprising: a step of removing fine particles other than those adhering to an adhesive material from a pattern forming surface.
Further, the method may include a step of applying a temperature near the pattern forming surface to a temperature equal to or higher than the melting point of the pattern forming material to dissolve the fine particles, and a step of applying a temperature lower than the melting point to solidify the melted material. . The method may further include a step of compressing the fine particles attached to the adhesive material.

【0013】ここで上記パターン形成用材料は、導電性
材料、半導電性材料、絶縁性材料または誘電性材料のう
ちいずれか1以上である。
Here, the pattern forming material is at least one of a conductive material, a semiconductive material, an insulating material and a dielectric material.

【0014】上記第5の課題を解決する発明は、絶縁性
材料を含んだ流動体を吐出して絶縁膜を形成し、当該絶
縁膜を挟んで対向するように導電性材料を含んだ流動体
を吐出して電極膜を形成することによりコンデンサを形
成する電気回路の製造方法である。また導電性材料を含
んだ流動体を渦状に吐出してコイルを形成する電気回路
の製造方法である。さらに半導電性材料を含んだ流動体
を吐出して半導電性膜を形成し、当該半導電性膜の両端
に導電性材料を含んだ流動体を吐出して導電性膜を形成
することにより抵抗器を形成する電気回路の製造方法で
ある。また所定の元素がドーピングされた半導電性材料
を含んだ流動体を吐出して半導体膜を形成する工程を流
動体にドーピングする元素を変えながら複数回繰り返し
て半導体回路素子を形成する電気回路の製造方法であ
る。
The invention for solving the fifth problem is directed to a fluid containing a conductive material, which is formed by discharging a fluid containing an insulating material to form an insulating film and face the insulating film. Is a method of manufacturing an electric circuit in which a capacitor is formed by discharging an electrode film to form an electrode film. The present invention also relates to a method of manufacturing an electric circuit in which a fluid containing a conductive material is discharged in a vortex shape to form a coil. Further, a fluid containing a semiconductive material is discharged to form a semiconductive film, and a fluid containing a conductive material is discharged at both ends of the semiconductive film to form a conductive film. 3 is a method for manufacturing an electric circuit forming a resistor. The step of discharging a fluid containing a semiconductive material doped with a predetermined element to form a semiconductor film is repeated a plurality of times while changing the element to be doped into the fluid. It is a manufacturing method.

【0015】上記第6の課題を解決する発明は、パター
ンに応じてそのパターンを形成するための流動体に異な
る色の顔料または染料を混ぜてパターンを形成すること
により、複数のパターンを識別可能とする電気回路の製
造方法である。また流動体により形成されたパターンを
覆ってそのパターンに応じた色の顔料または染料を含む
層を形成することにより、複数のパターンを識別可能と
する電気回路の製造方法である。
According to the invention for solving the above-mentioned sixth problem, a plurality of patterns can be identified by forming a pattern by mixing pigments or dyes of different colors into a fluid for forming the pattern according to the pattern. This is a method for manufacturing an electric circuit. In addition, the present invention is a method of manufacturing an electric circuit that allows a plurality of patterns to be identified by covering a pattern formed by a fluid and forming a layer containing a pigment or dye having a color corresponding to the pattern.

【0016】上記第7の課題を解決する発明は、パター
ン形成用材料を含んだ流動体によりパターン形成面上に
任意のパターンを形成するための電気回路製造装置であ
って、流動体をパターン形成面に吐出可能に構成された
インクジェット式記録ヘッドと、インクジェット式記録
ヘッドとパターン形成面との相対位置を変更可能に構成
される駆動機構と、パターン形成面上の流動体を固化さ
せるために雰囲気を調整する固化装置と、インクジェッ
ト式記録ヘッドからの流動体の吐出、駆動機構による駆
動および固化装置による雰囲気の調整を制御する制御装
置と、を備える。そして制御装置は、駆動機構によりイ
ンクジェット式記録ヘッドを任意のパターンに沿って移
動させながら当該インクジェット式記録ヘッドから流動
体を吐出させ、固化装置によりパターン形成面の雰囲気
を調整してパターン形成面に吐出された流動体を固化さ
せることにより電気回路を形成可能に構成されている。
The invention for solving the above-mentioned seventh object is an electric circuit manufacturing apparatus for forming an arbitrary pattern on a pattern forming surface by using a fluid containing a pattern forming material, wherein the fluid is subjected to pattern formation. An ink jet recording head configured to be capable of discharging onto a surface, a driving mechanism configured to change the relative position between the ink jet recording head and the pattern forming surface, and an atmosphere for solidifying a fluid on the pattern forming surface And a control device for controlling the ejection of the fluid from the ink jet recording head, the driving by the driving mechanism, and the adjustment of the atmosphere by the solidifying device. Then, the control device ejects the fluid from the ink jet recording head while moving the ink jet recording head along an arbitrary pattern by the driving mechanism, adjusts the atmosphere of the pattern forming surface by the solidification device, and adjusts the atmosphere on the pattern forming surface. An electric circuit can be formed by solidifying the discharged fluid.

【0017】[0017]

【発明の実施の形態】以下、本発明を実施するための最
良の形態を、図面を参照して説明する。以下の各実施形
態で他の実施形態と同一の符号が用いられている場合は
同一の部材を示すものとする。 (実施形態1)本発明の実施形態1は、インクジェット
方式を利用してコンデンサを含んだ電気回路を製造する
ものである。図1に本実施形態1で用いる電気回路製造
装置の構成図を示す。図1に示すように、本電気回路製
造装置は、インクジェット式記録ヘッド21〜2n(n
は任意の自然数)、タンク31〜3n、駆動機構4およ
び制御回路5を備えている。この電気回路製造装置は基
板1のパターン形成面100に流動体の液滴10を付着
させることにより、所定のパターン(電気回路)102
を形成させることが可能に構成される。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The best mode for carrying out the present invention will be described below with reference to the drawings. In the following embodiments, the same members as those in the other embodiments are denoted by the same reference numerals. (Embodiment 1) Embodiment 1 of the present invention is to manufacture an electric circuit including a capacitor by using an ink jet method. FIG. 1 shows a configuration diagram of an electric circuit manufacturing apparatus used in the first embodiment. As shown in FIG. 1, the present electric circuit manufacturing apparatus includes ink jet recording heads 21 to 2n (n
Is an arbitrary natural number), tanks 31 to 3n, a driving mechanism 4, and a control circuit 5. This electric circuit manufacturing apparatus attaches a droplet 10 of a fluid to a pattern forming surface 100 of a substrate 1 to form a predetermined pattern (electric circuit) 102.
Is formed.

【0018】インクジェット式記録ヘッド21〜2nは
それぞれ同一の構造を備え、インクジェット方式により
流動体を吐出可能に構成されていれば十分である。図2
9はインクジェット式記録ヘッドの一構成例を説明する
分解斜視図である。図29に示すように、インクジェッ
ト式記録ヘッド2x(xは1〜nのいずれか)は、ノズ
ル211の設けられたノズルプレート210および振動
板230の設けられた圧力室基板220を、筐体250
に嵌め込んで構成されている。このインクジェット式記
録ヘッド2xの主要部構造は、図30の斜視図一部断面
図に示すように、圧力室基板220をノズルプレート2
10と振動板230で挟み込んだ構造を備える。ノズル
プレート210は、圧力室基板220と貼り合わせられ
たときにキャビティ221に対応することとなる位置に
ノズル211が形成されている。圧力室基板220に
は、シリコン単結晶基板等をエッチングすることによ
り、各々が圧力室として機能可能にキャビティ221が
複数設けられている。キャビティ221間は側壁(隔
壁)222で分離されている。各キャビティ221は供
給口224を介して共通の流路であるリザーバ223に
繋がっている。振動板230は、例えば熱酸化膜等によ
り構成される。振動板230にはインクタンク口231
が設けられ、タンク3xから任意の流動体1xを供給可
能に構成されている。振動板230上のキャビティ22
1に相当する位置には、圧電体素子240が形成されて
いる。圧電体素子240は、PZT素子等の圧電性セラ
ミックスの結晶を上部電極および下部電極(図示せず)
で挟んだ構造を備える。圧電体素子240は、制御回路
5から供給される吐出信号Shxに対応して体積変化を
生ずることが可能に構成されている。
It suffices that the ink jet recording heads 21 to 2n have the same structure and are configured to be able to discharge a fluid by an ink jet method. FIG.
FIG. 9 is an exploded perspective view for explaining one configuration example of the ink jet recording head. As shown in FIG. 29, the ink jet recording head 2 x (x is any one of 1 to n) includes a nozzle plate 210 provided with a nozzle 211 and a pressure chamber substrate 220 provided with a vibration plate 230, and a housing 250.
It is configured so as to be fitted in. The main structure of the ink jet recording head 2x is such that, as shown in a perspective view and a partial cross-sectional view of FIG.
10 and a structure sandwiched between the diaphragm 230. The nozzle plate 210 has a nozzle 211 formed at a position corresponding to the cavity 221 when bonded to the pressure chamber substrate 220. The pressure chamber substrate 220 is provided with a plurality of cavities 221 each of which can function as a pressure chamber by etching a silicon single crystal substrate or the like. The cavities 221 are separated by side walls (partition walls) 222. Each cavity 221 is connected to a reservoir 223 which is a common flow path via a supply port 224. The diaphragm 230 is made of, for example, a thermal oxide film. The diaphragm 230 has an ink tank opening 231.
Is provided so that any fluid 1x can be supplied from the tank 3x. Cavity 22 on diaphragm 230
The piezoelectric element 240 is formed at a position corresponding to 1. The piezoelectric element 240 is made of a crystal of a piezoelectric ceramic such as a PZT element by using an upper electrode and a lower electrode (not shown).
It has a structure sandwiched between. The piezoelectric element 240 is configured to be capable of causing a volume change corresponding to the ejection signal Shx supplied from the control circuit 5.

【0019】なお上記インクジェット式記録ヘッドは圧
電体素子に体積変化を生じさせて流動体を吐出させる構
成であったが、発熱体により流動体に熱を加えその膨張
によって液滴を吐出させるようなヘッド構成であっても
よい。
The above-mentioned ink jet recording head has a structure in which a fluid is ejected by causing a volume change in the piezoelectric element. However, heat is applied to the fluid by a heating element, and a droplet is ejected by expansion of the fluid. A head configuration may be used.

【0020】タンク31〜3nは流動体11〜1nをそ
れぞれ貯蔵し、パイプを通してそれぞれの流動体11〜
1nをインクジェット式記録ヘッド21〜2nに供給可
能に構成されている。流動体11〜1nはそれぞれがパ
ターン形成材料を含みパターンの機能に応じて設置され
る。本実施形態では特に流動体それ自体が、固化時に導
電性、半導電性、絶縁性または誘電性等の電気的特性を
示すもので構成される。例えば半田やガリウム、Pb等
の低融点の金属を融点以上に熱して流動性を与えたもの
や、パターン形成材料の微粒子を高密度に含み流動体を
吐出後乾燥させるだけで電気的特性を示すものが挙げら
れる。いずれの場合でも流動体はインクジェット式記録
ヘッドから吐出可能な流動性を呈するように溶媒等で粘
度を調整して構成される。なお本実施形態は話を理解し
やすくするため、流動体11が絶縁性材料を含み、流動
体12が導電性材料を含むものとする。
The tanks 31 to 3n store the fluids 11 to 1n, respectively, and pass the fluids 11 to 1n through pipes.
1n can be supplied to the ink jet recording heads 21 to 2n. Each of the fluids 11 to 1n includes a pattern forming material and is installed according to the function of the pattern. In this embodiment, in particular, the fluid itself is formed of a material exhibiting electrical properties such as conductivity, semi-conductivity, insulation, or dielectric property when solidified. For example, a material obtained by heating a metal having a low melting point such as solder, gallium, or Pb to a temperature higher than the melting point to impart fluidity, or having a high density of fine particles of a pattern forming material, exhibiting electrical characteristics only by discharging a fluid and then drying it. Things. In any case, the fluid is configured by adjusting the viscosity with a solvent or the like so as to exhibit fluidity that can be ejected from the ink jet recording head. In this embodiment, in order to facilitate understanding of the description, it is assumed that the fluid 11 contains an insulating material and the fluid 12 contains a conductive material.

【0021】駆動機構4は、モータ41、モータ42お
よび図示しない機械構造を備えている。モータ41は駆
動信号Sxに応じてインクジェット式記録ヘッド2xを
X軸方向(図1の横方向)に搬送可能に構成されてい
る。モータM2は駆動信号Syに応じてインクジェット
式記録ヘッド2xをY軸方向(図1の奥行き方向)に搬
送可能に構成されている。なお、駆動機構4は基板1に
対するインクジェット式記録ヘッド2xの位置を相対的
に変化可能な構成を備えていれば十分である。このため
上記構成の他に、基板1がインクジェット式記録ヘッド
2xに対して動くものであっても、インクジェット式記
録ヘッド2x基板1とがともに動くものであってもよ
い。
The drive mechanism 4 has a motor 41, a motor 42 and a mechanical structure (not shown). The motor 41 is configured to be able to convey the ink jet recording head 2x in the X-axis direction (horizontal direction in FIG. 1) according to the drive signal Sx. The motor M2 is configured to be able to convey the ink jet recording head 2x in the Y-axis direction (the depth direction in FIG. 1) according to the drive signal Sy. It is sufficient for the drive mechanism 4 to have a configuration capable of relatively changing the position of the ink jet recording head 2x with respect to the substrate 1. Therefore, in addition to the above configuration, the substrate 1 may move with respect to the ink jet recording head 2x, or the substrate 1 may move together with the ink jet recording head 2x.

【0022】制御回路5は、例えばコンピュータ装置で
あり図示しないCPU、メモリ、インターフェース回路
等を備える。制御回路5は所定のプログラムを実行する
ことにより当該装置に本発明の電気回路の製造方法を実
施させることが可能に構成されている。すなわち流動体
の液滴10を吐出させる場合にはインクジェット式記録
ヘッド21〜2nのいずれかに吐出信号Sh1〜Shn
を供給し、当該ヘッドを移動させるときにはモータ41
または42に駆動信号SxまたはSyを供給可能に構成
されている。
The control circuit 5 is, for example, a computer device and includes a CPU, a memory, an interface circuit, and the like (not shown). The control circuit 5 is configured to execute a predetermined program to cause the device to execute the method of manufacturing an electric circuit according to the present invention. That is, when ejecting the liquid droplets 10 of the fluid, the ejection signals Sh1 to Shn are sent to any of the ink jet recording heads 21 to 2n.
Is supplied to the motor 41 to move the head.
Or 42 is configured to be able to supply the drive signal Sx or Sy.

【0023】なおインクジェット式記録ヘッド2xから
流動体の液滴10に対し一定の雰囲気処理が必要とされ
る場合にはさらに固化装置6を備えていてもよい。固化
装置6は制御回路5から供給される制御信号Spに対応
して物理的、物理化学的、化学的処理を液滴10または
パターン形成面100に施すことが可能に構成されてい
る。例えば熱風の吹き付け、レーザ照射、ランプ照射に
よる加熱・乾燥処理、化学物質の投与による化学変化処
理、液滴10のパターン形成面100への付着の程度を
制御する一定の表面改質処理等により付着した流動体を
固化させたり液滴10の付着を促進したりするものであ
る。
When a certain atmosphere treatment is required for the liquid droplets 10 from the ink jet recording head 2x, a solidifying device 6 may be further provided. The solidifying device 6 is configured to be able to perform a physical, physicochemical, or chemical treatment on the droplet 10 or the pattern forming surface 100 in accordance with the control signal Sp supplied from the control circuit 5. For example, hot air blowing, laser irradiation, heating / drying treatment by lamp irradiation, chemical change treatment by administration of chemical substance, constant surface modification treatment to control the degree of adhesion of droplet 10 to pattern forming surface 100, etc. It solidifies the fluid obtained and promotes the adhesion of the droplets 10.

【0024】(作用)上記電気回路製造装置の構成にお
いて、当該装置に基板1が設置されると制御回路5が駆
動信号SxまたはSyを出力する。モータ41または4
2はこの駆動信号SxまたはSyに対応してインクジェ
ット式記録ヘッド2xと基板1のパターン形成面100
との相対位置を変更し、ヘッド2xをパターン形成領域
に移動させる。次いで形成すべきパターンの種類が導電
性か、半導電性か、絶縁性かまたは誘電性かの電気的特
性に応じて流動体11〜1nのいずれかを特定し、その
流動体を吐出させるための吐出信号Shxを供給する。
各流動体11〜1nは対応するインクジェット式記録ヘ
ッド2xのキャビティ221に流入している。吐出信号
Shxが供給されたインクジェット式記録ヘッド2xで
はその圧電体素子240がその上部電極と下部電極との
間に加えられた電圧により体積変化を生ずる。この体積
変化は振動板230を変形させ、キャビティ221の体
積を変化させる。この結果、そのキャビティ221のノ
ズル穴211から流動体の液滴10がパターン形成面1
00に向けて吐出される。流動体が吐出されたキャビテ
ィ221には吐出によって減った流動体が新たにタンク
3xから供給される。
(Operation) In the configuration of the above-described electric circuit manufacturing apparatus, when the substrate 1 is installed on the apparatus, the control circuit 5 outputs a drive signal Sx or Sy. Motor 41 or 4
Reference numeral 2 denotes an ink jet recording head 2x and a pattern forming surface 100 of the substrate 1 corresponding to the drive signal Sx or Sy.
Is changed, and the head 2x is moved to the pattern formation area. Next, in order to specify any one of the fluids 11 to 1n according to the electrical characteristics of the type of pattern to be formed such as conductive, semiconductive, insulating or dielectric, and to discharge the fluid Is supplied.
Each of the fluids 11 to 1n flows into the cavity 221 of the corresponding ink jet recording head 2x. In the ink jet recording head 2x to which the ejection signal Shx is supplied, the piezoelectric element 240 causes a volume change due to a voltage applied between the upper electrode and the lower electrode. This volume change deforms diaphragm 230 and changes the volume of cavity 221. As a result, the droplet 10 of the fluid flows from the nozzle hole 211 of the cavity 221 to the pattern forming surface 1.
Discharged toward 00. The fluid reduced by the discharge is newly supplied to the cavity 221 from which the fluid has been discharged from the tank 3x.

【0025】(製造方法)次に、図2乃至図4に基づい
て本実施形態のコンデンサの形成方法を説明する。各図
において(a)は回路素子の中心線で切断した製造工程
断面図を示し、(b)は平面図を示す。 絶縁膜形成工程(図2): まずインクジェット式記録
ヘッド21を図2(a)に示すように絶縁膜を形成する
領域に移動させ、当該ヘッド21からパターン形成材料
として絶縁性材料を含む流動体11を吐出させる。絶縁
性材料としては、SiOやAl、誘電体である
SrTiO、BaTiO、Pb(Zr,Ti)O
等が考えられる。溶媒としてはPGMEA、シクロヘキ
サン、カルビトールアセテート等が挙げられる。湿潤剤
またはバインダとして、グリセリン、ジエチレングリコ
ール、エチレングリコール等を必要に応じて加えてもよ
い。また絶縁性材料を含む流動体11として、ポリシラ
ザンや絶縁体材料を含む金属アルコキシドを用いても良
い。この場合には加熱や化学反応などによって絶縁体材
料を形成することができる。吐出された流動体11はパ
ターン形成面100に着弾する。着弾した流動体11は
数十μm程度の径を有する。ヘッド21を図2(b)の
ように動かして流動体11を連続してパターン形成領域
に沿って吐出すれば、巨視的には矩形の絶縁膜パターン
を形成できる。絶縁膜101の幅、長さおよび絶縁性材
料の誘電率は形成したいコンデンサの容量に応じて定め
る。コンデンサの容量は対向電極の面積、間隙および誘
電率により定まるからである。膜の厚みを厚くする場合
には一旦固化した膜上にさらに同一の流動体を吐出し固
化させるというように積層構造に製造すればよい。
(Manufacturing Method) Next, a method for forming the capacitor of the present embodiment will be described with reference to FIGS. In each figure, (a) shows a cross-sectional view of the manufacturing process cut along the center line of the circuit element, and (b) shows a plan view. Insulating film forming step (FIG. 2): First, the ink jet recording head 21 is moved to a region where an insulating film is to be formed as shown in FIG. 2A, and a fluid containing an insulating material as a pattern forming material is transferred from the head 21. 11 is discharged. Examples of the insulating material include SiO 2 and Al 2 O 3 , and dielectrics such as SrTiO 3 , BaTiO 3 , and Pb (Zr, Ti) O 3
And so on. Examples of the solvent include PGMEA, cyclohexane, carbitol acetate and the like. Glycerin, diethylene glycol, ethylene glycol, or the like may be added as a wetting agent or binder as needed. As the fluid 11 containing an insulating material, polysilazane or a metal alkoxide containing an insulating material may be used. In this case, the insulator material can be formed by heating, a chemical reaction, or the like. The discharged fluid 11 lands on the pattern forming surface 100. The landed fluid 11 has a diameter of about several tens of μm. By moving the head 21 as shown in FIG. 2B and continuously ejecting the fluid 11 along the pattern forming region, a macroscopically rectangular insulating film pattern can be formed. The width and length of the insulating film 101 and the dielectric constant of the insulating material are determined according to the capacitance of a capacitor to be formed. This is because the capacitance of the capacitor is determined by the area, gap, and dielectric constant of the counter electrode. When the thickness of the film is increased, the film may be manufactured in a laminated structure such that the same fluid is further discharged onto the solidified film and solidified.

【0026】流動体が絶縁性材料を含む場合には、固化
させ形成された膜が緻密な膜となっていなくても電気的
な悪影響がないので、溶媒成分を蒸発させるだけでよ
い。ただし膜を強固にするために加熱処理をすることは
望ましい。また化学的反応により絶縁膜を固化させる場
合には、分散系の破壊をもたらすような薬品で処理する
ことが考えられる。例えば、流動体11がスチレン−ア
クリル樹脂により分散した有機顔料を主成分とする場合
には反応液として硝酸マグネシウム水溶液を吐出する。
また流動体11がエポキシ樹脂を主成分とする場合には
反応液としてアミン類を吐出する。一つのパターンを形
成するたびに固化処理を行うことが好ましい。固化して
いない流動体に重ねて他のパターン形成材料を含んだ流
動体を吐出すると、材料が混ざるため所望の電気的特性
が得られないからである。
When the fluid contains an insulating material, there is no electrical adverse effect even if the solidified film is not a dense film, so that it is only necessary to evaporate the solvent component. However, it is desirable to perform a heat treatment to strengthen the film. In the case where the insulating film is solidified by a chemical reaction, it is conceivable that the insulating film is treated with a chemical that causes destruction of the dispersion system. For example, when the fluid 11 is mainly composed of an organic pigment dispersed in a styrene-acryl resin, a magnesium nitrate aqueous solution is discharged as a reaction liquid.
When the fluid 11 contains an epoxy resin as a main component, amines are discharged as a reaction liquid. It is preferable to perform the solidification treatment every time one pattern is formed. This is because, when a fluid containing another pattern forming material is discharged over a fluid that has not been solidified, desired electrical characteristics cannot be obtained because the materials are mixed.

【0027】なおパターン形成材料として絶縁性材料の
代わりに誘電性材料を使用してもよい。誘電性材料を電
極間に充填させればコンデンサの容量を増加させること
ができるからである。また複数の材料により複数の絶縁
膜を平行して形成してもよい。コンデンサの多層構造に
類した機能を持たせることができるからである。また電
極の間隙が少ない場合には、後に吐出される導電性材料
を含んだ流動体12に対してこの絶縁膜が非親和性を示
すような絶縁性材料を選択することが好ましい。形成さ
れる絶縁膜が流動体12をはじくので、電極が短絡する
危険が少なくなるからである。
Note that a dielectric material may be used instead of an insulating material as a pattern forming material. This is because the capacity of the capacitor can be increased by filling a dielectric material between the electrodes. Further, a plurality of insulating films may be formed of a plurality of materials in parallel. This is because a function similar to the multilayer structure of the capacitor can be provided. When the gap between the electrodes is small, it is preferable to select an insulating material such that the insulating film has incompatibility with the fluid 12 containing a conductive material to be discharged later. This is because the formed insulating film repels the fluid 12, so that the risk of short-circuiting the electrodes is reduced.

【0028】導電膜形成工程(図3および図4): 絶
縁膜101が固化したら、インクジェット式記録ヘッド
21を図3(a)および図4(a)に示すように導電膜
を形成する領域に移動させる。次いで図3(b)や図4
(b)の矢印のようにヘッド22を動かしてパターン形
成材料として導電性材料を含む流動体12を吐出させ
る。これによりコンデンサの電極となる導電膜102が
形成される。パターン形成材料の導電性材料としては、
RuO、IrO、OsO、MoO、ReO
WO、YBaCu7−x、Pt、Au、Ag、
In、In−Ga合金、Ga、半田等が考えられる。溶
媒としてはブチルカルビトールアセテート、3−ジメチ
ル−2−イミタゾリジン、BMA等が考えられる。導電
性材料を含む流動体12としては、In−Ga、In、
半田等の低融点金属を加熱等によって溶融させた状態で
用いてもよい。導電膜のパターンは、図2乃至図4のよ
うな形の他種々の形状に変更可能である。例えば各導電
膜や絶縁膜を鋸歯状や凹凸形状に形成して対向する電極
が噛み合うように形成すればさらにコンデンサの容量を
増加させることができる。コンデンサの容量を大きくす
るために絶縁膜101の高さや導電膜102の対向面の
高さを高く形成し電極面積を大きくすることは好まし
い。
Conductive Film Forming Step (FIGS. 3 and 4): After the insulating film 101 is solidified, the ink jet recording head 21 is placed in the region where the conductive film is to be formed as shown in FIGS. 3 (a) and 4 (a). Move. Next, FIG. 3 (b) and FIG.
The fluid 22 containing the conductive material as the pattern forming material is discharged by moving the head 22 as indicated by the arrow in FIG. Thus, a conductive film 102 serving as an electrode of the capacitor is formed. As the conductive material of the pattern forming material,
RuO 2 , IrO 2 , OsO 2 , MoO 2 , ReO 2 ,
WO 2, YBa 2 Cu 3 O 7-x, Pt, Au, Ag,
In, In-Ga alloy, Ga, solder, and the like can be considered. Examples of the solvent include butyl carbitol acetate, 3-dimethyl-2-imitazolidine, and BMA. As the fluid 12 containing a conductive material, In-Ga, In,
A low melting point metal such as solder may be used in a state of being melted by heating or the like. The pattern of the conductive film can be changed to various shapes other than the shapes shown in FIGS. For example, the capacitance of the capacitor can be further increased by forming each conductive film or insulating film in a saw-tooth or uneven shape so that the opposing electrodes mesh with each other. In order to increase the capacitance of the capacitor, it is preferable to increase the height of the insulating film 101 and the height of the opposing surface of the conductive film 102 to increase the electrode area.

【0029】次いで所望の電気的特性を得るために導電
膜の固化処理を行う。流動体12がパターン形成材料と
して金属等の導電性材料の微粒子を含んでいる場合、図
5(a)(b)に示すように、インクジェット式記録ヘ
ッド22から吐出される流動体12bには溶媒中に微粒
子が散在している。この流動体から溶媒を蒸発させただ
けではパターン形成材料が連続せず導電性が確保できな
い。このため図6に示すように、固化装置6等により導
電性材料の融点以上に加熱する。この処理により溶媒が
蒸発する他、パターン形成材料が溶解し微粒子が互いに
連結し一体化する。流動体12がパターン形成材料を溶
解したものである場合も加熱処理で溶媒を蒸発させるこ
とにより、導電性材料を析出させる。パターン形成材料
が融点以上に熱せられた金属等の材料である場合、パタ
ーン形成面を融点より低い温度に維持することによって
導電性材料を固化させてもよい。
Next, the conductive film is solidified to obtain desired electrical characteristics. When the fluid 12 contains fine particles of a conductive material such as a metal as a pattern forming material, the fluid 12b discharged from the ink jet recording head 22 contains a solvent, as shown in FIGS. 5A and 5B. Fine particles are scattered inside. Only by evaporating the solvent from this fluid, the pattern forming material is not continuous and the conductivity cannot be ensured. Therefore, as shown in FIG. 6, the conductive material is heated to a temperature equal to or higher than the melting point of the conductive material by the solidifying device 6 or the like. This treatment evaporates the solvent, dissolves the pattern forming material, and connects and integrates the fine particles with each other. Even when the fluid 12 is a solution in which the pattern forming material is dissolved, the conductive material is deposited by evaporating the solvent by heat treatment. When the pattern forming material is a material such as a metal heated to a melting point or higher, the conductive material may be solidified by maintaining the pattern forming surface at a temperature lower than the melting point.

【0030】また、図7乃至図9に示すような工程で導
電膜を形成してもよい。この方法では、まず図7(a)
(b)に示すようにインクジェット式記録ヘッド23か
ら接着材料を含んだ流動体13を導電膜のパターン形成
領域に吐出する。このような接着材料としては、高温加
熱しない場合には、熱硬化性樹脂接着剤、ゴム系接着
剤、エマルジョン系接着剤等を用いる。高温加熱する場
合には、ポリアロマティックス、セラミックス系接着剤
等が挙げられる。次いで図8(a)(b)に示すように
パターン形成面100全面に導電性を有する微粒子13
1、例えば金属粉末を散布する。次いで図9(a)
(b)に示すようにパターン形成面100から導電性を
有する微粒子131を吹き払うと、接着材料が塗布され
ているパターン形成領域のみに導電性を有する微粒子1
31が接着されて残る。この後、図6で説明したように
導電性を有する微粒子の融点以上の温度に加熱すると、
接着材料の表面で微粒子131が融解して互いに連結
し、導電性を有する連続パターンが形成される。さらに
微粒子を散布しながら同時に超音波を印加して加熱処理
を行ってもよい。超音波による加熱によれば電気的特性
のよいパターン形成が行える。また微粒子の接着後微粒
子を圧縮すれば、微粒子同士が連結し電気的特性を向上
させることができる。微粒子の圧縮と上記他の方法を併
用してもよい。なお、導電性を有する材料の他、誘電性
を有する材料を上記微粒子に適用してもよい。コンデン
サに適用すればコンデンサの容量を上げることができ
る。磁性材料を上記微粒子としてコイルに適用すればコ
イルのインダクタンスを上げることができる。
Further, the conductive film may be formed by the steps shown in FIGS. In this method, first, FIG.
As shown in (b), the fluid 13 containing the adhesive material is discharged from the ink jet recording head 23 to the pattern formation region of the conductive film. As the adhesive material, when not heated at a high temperature, a thermosetting resin adhesive, a rubber adhesive, an emulsion adhesive, or the like is used. When heating at a high temperature, polyaromatics, ceramics-based adhesives, and the like can be used. Next, as shown in FIGS. 8A and 8B, the conductive fine particles 13 are formed on the entire surface of the pattern forming surface 100.
1. Spray metal powder, for example. Next, FIG.
As shown in (b), when the conductive fine particles 131 are blown off from the pattern forming surface 100, the conductive fine particles 1 are only applied to the pattern forming region where the adhesive material is applied.
31 remains adhered. Thereafter, as described in FIG. 6, when heated to a temperature equal to or higher than the melting point of the conductive fine particles,
The fine particles 131 melt on the surface of the adhesive material and are connected to each other to form a continuous pattern having conductivity. Further, heat treatment may be performed by simultaneously applying ultrasonic waves while spraying fine particles. According to the heating by the ultrasonic wave, a pattern with good electric characteristics can be formed. If the fine particles are compressed after the adhesion of the fine particles, the fine particles are connected to each other, so that the electric characteristics can be improved. Compression of the fine particles and the other methods described above may be used in combination. Note that, in addition to the conductive material, a dielectric material may be applied to the fine particles. When applied to a capacitor, the capacity of the capacitor can be increased. If a magnetic material is applied to the coil as the fine particles, the inductance of the coil can be increased.

【0031】また導電膜がパターン形成面100と密着
性が低い場合には、流動体に対して親和性の高い材料を
含んだ流動体を用いて下地層として親和性膜を形成して
もよい。例えば図10に示すように、インクジェット式
記録ヘッド24から流動体12に対して親和性の高い流
動体14を膜のパターン形成領域に吐出する。例えば流
動体12が有機材料であれば、樹脂やパラフィン、酸化
アルミニウムやシリカ等の多孔質材料を吐出して親和性
膜104を形成する。親和性膜104は流動体12と密
着性がよいので、図11に示すように親和性膜104上
に流動体12を吐出すれば流動体12が親和性膜104
上に密着して広がり、密着性のよい導電膜102が形成
される。一方、導電膜がパターン形成面100と密着性
が良すぎて広がり過ぎる場合には、流動体に対して非親
和性を示す材料を含んだ流動体を用いて非親和性膜を形
成してもよい。例えば図12に示すように、インクジェ
ット式記録ヘッド25から流動体12に対して親和性の
低い流動体15を導電膜のパターン形成領域の両側に吐
出する。例えば流動体12が親水性を示す材料であれ
ば、樹脂やパラフィン、酸化アルミニウムやシリカ等の
多孔質材料を吐出して非親和性膜105を形成する。非
親和性膜105は流動体12をはじくので、図13に示
すようにパターン形成領域に沿って流動体12を吐出す
れば両側の非親和性膜105によって流動体12がはじ
かれ、非親和性膜105の間隙以上に流動体が広がらな
い。このため形の整った導電膜102が形成される。そ
の他下地層として有効な材料には低誘電性材料、SiO
、Al、TiOなどの密着性および絶縁性を
有するものが挙げられる。なお上記親和性膜や非親和性
膜を設ける工程は絶縁膜その他の膜に適用してもよい。
When the conductive film has low adhesion to the pattern forming surface 100, an affinity film may be formed as a base layer using a fluid containing a material having a high affinity for the fluid. . For example, as shown in FIG. 10, a fluid 14 having a high affinity for the fluid 12 is ejected from the ink jet recording head 24 to the pattern formation region of the film. For example, if the fluid 12 is an organic material, the affinity film 104 is formed by discharging a porous material such as resin, paraffin, aluminum oxide, and silica. Since the affinity film 104 has good adhesion to the fluid 12, the fluid 12 is discharged onto the affinity film 104 as shown in FIG.
The conductive film 102 with good adhesion and spread over the top is formed. On the other hand, if the conductive film has too good adhesion to the pattern forming surface 100 and spreads too much, the non-affinity film may be formed using a fluid containing a material having non-affinity for the fluid. Good. For example, as shown in FIG. 12, a fluid 15 having a low affinity for the fluid 12 is ejected from the ink jet recording head 25 to both sides of the pattern formation region of the conductive film. For example, if the fluid 12 is a material exhibiting hydrophilicity, the non-affinity film 105 is formed by discharging a porous material such as resin, paraffin, aluminum oxide and silica. Since the non-affinity film 105 repels the fluid 12, the fluid 12 is repelled by the non-affinity films 105 on both sides if the fluid 12 is discharged along the pattern formation region as shown in FIG. The fluid does not spread beyond the gap of the membrane 105. Thus, a well-formed conductive film 102 is formed. Other materials that are effective as an underlayer include low dielectric materials and SiO.
2 , Al 2 O 3 , TiO 2, and the like having adhesion and insulation properties. The step of providing the affinity film or the non-affinity film may be applied to an insulating film or another film.

【0032】上記の諸工程により電気回路としてコンデ
ンサ121をパターン形成面100に形成することがで
きる。実際に測定した結果コンデンサ121の容量が不
足している場合には、導電膜102を長くして対向電極
の面積を広げたり絶縁膜101上や導電膜102の延長
部分に誘電性材料を吐出したりすれば容量の微調整が可
能である。最初に形成するコンデンサを所望の容量より
やや少な目に設定しておけば、後に容量を増加させて最
適の容量に設定することができる。
Through the above steps, the capacitor 121 can be formed on the pattern forming surface 100 as an electric circuit. If the capacitance of the capacitor 121 is insufficient as a result of the actual measurement, the conductive material 102 is lengthened to increase the area of the counter electrode, or a dielectric material is discharged onto the insulating film 101 or an extension of the conductive film 102. Otherwise, the capacity can be finely adjusted. If the capacitor formed first is set to be slightly smaller than the desired capacity, the capacity can be increased later to set the optimum capacity.

【0033】上述したように本実施形態1によれば、イ
ンクジェット方式によりコンデンサの絶縁膜や導電膜を
形成するので、家庭用プリンタで使用されるインクジェ
ットプリンタ等に準じた安価で小型な装置で、任意の形
状のコンデンサを製造することができる。特にコンデン
サの容量に微調整が必要な場合でも容易に容量が増加で
きる。
As described above, according to the first embodiment, since the insulating film and the conductive film of the capacitor are formed by the ink-jet method, an inexpensive and small-sized apparatus similar to an ink-jet printer used in a home printer can be used. Capacitors of any shape can be manufactured. In particular, the capacitance can be easily increased even when the capacitance of the capacitor needs to be finely adjusted.

【0034】(実施形態2)本発明の実施形態2は、上
記実施形態1とは異なる形態のコンデンサを含んだ電気
回路を製造するものである。本実施形態2では上記実施
形態1と同様の電気回路製造装置を使用する。
(Embodiment 2) Embodiment 2 of the present invention is to manufacture an electric circuit including a capacitor having a form different from that of Embodiment 1 described above. In the second embodiment, the same electric circuit manufacturing apparatus as in the first embodiment is used.

【0035】(製造方法)次に、図14乃至図16に基
づいて本実施形態のコンデンサの形成方法を説明する。
各図において(a)は回路素子の中心線で切断した製造
工程断面図を示し、(b)は平面図を示す。
(Manufacturing Method) Next, a method for forming the capacitor according to the present embodiment will be described with reference to FIGS.
In each figure, (a) shows a cross-sectional view of the manufacturing process cut along the center line of the circuit element, and (b) shows a plan view.

【0036】導電膜形成工程(図14): まずインク
ジェット式記録ヘッド22を図14(a)に示すように
導電膜を形成する領域に移動させ、当該ヘッド22から
パターン形成材料として導電性材料を含む流動体12を
吐出させる。流動体12については上記実施形態1と同
様である。コンデンサの容量を大きくするためにはなる
べく大きな領域に導電膜102を形成する。図14
(b)の矢印のようにヘッド22を動かして流動体12
を吐出すれば、コンデンサの下電極となる導電膜102
を形成できる。固化に関しては上記実施形態1と同様に
処理すればよい。
Conductive film forming step (FIG. 14): First, the ink jet recording head 22 is moved to a region where a conductive film is to be formed as shown in FIG. 14A, and a conductive material is formed from the head 22 as a pattern forming material. The containing fluid 12 is discharged. The fluid 12 is the same as in the first embodiment. In order to increase the capacitance of the capacitor, the conductive film 102 is formed in a region as large as possible. FIG.
The head 22 is moved as indicated by the arrow in FIG.
Is discharged, the conductive film 102 serving as the lower electrode of the capacitor is discharged.
Can be formed. Solidification may be performed in the same manner as in the first embodiment.

【0037】絶縁膜形成工程(図15): 次いでイン
クジェット式記録ヘッド21を図15(a)に示すよう
に下電極を覆って移動させ、当該ヘッド21からパター
ン形成材料として絶縁性材料を含む流動体11を吐出さ
せる。流動体11については上記実施形態2と同様であ
る。ヘッド21を図15(b)のように動かして流動体
11を下電極である導電膜102を覆うパターン形成領
域に吐出する。絶縁膜101の幅は薄いほどコンデンサ
の容量を高められるが電極間の短絡の危険もある。この
ため十分な絶縁が得られる程度の厚さに絶縁膜101を
形成する。また絶縁膜101を誘電性材料で形成すれば
コンデンサの容量を上げることができる。流動体11の
固化については上記実施形態1と同様である。
Insulating film forming step (FIG. 15): Next, as shown in FIG. 15A, the ink jet type recording head 21 is moved so as to cover the lower electrode, and a flow including an insulating material as a pattern forming material from the head 21. The body 11 is discharged. The fluid 11 is the same as in the second embodiment. By moving the head 21 as shown in FIG. 15B, the fluid 11 is discharged to a pattern formation region covering the conductive film 102 which is a lower electrode. As the width of the insulating film 101 is smaller, the capacitance of the capacitor can be increased, but there is a risk of short-circuit between the electrodes. Therefore, the insulating film 101 is formed to have a thickness enough to obtain sufficient insulation. If the insulating film 101 is formed of a dielectric material, the capacity of the capacitor can be increased. The solidification of the fluid 11 is the same as in the first embodiment.

【0038】導電膜形成工程(図16): 絶縁膜10
1が固化したら、インクジェット式記録ヘッド21を図
16(a)に示すように絶縁膜上で移動させ、当該ヘッ
ド22から導電性材料を含む流動体12を吐出させて導
電膜102をさらに積層する。図16(b)の矢印のよ
うにヘッド22を動かして流動体12を吐出して固化さ
せ、コンデンサの上電極となる導電膜102を形成す
る。流動体12およびその固化処理については上記実施
形態1と同様である。
Step of forming conductive film (FIG. 16): insulating film 10
When 1 is solidified, the ink jet recording head 21 is moved on the insulating film as shown in FIG. 16A, and the fluid 22 containing the conductive material is discharged from the head 22 to further laminate the conductive film 102. . The fluid 22 is discharged and solidified by moving the head 22 as indicated by the arrow in FIG. 16B, thereby forming the conductive film 102 serving as the upper electrode of the capacitor. The fluid 12 and the solidification thereof are the same as in the first embodiment.

【0039】上記の工程により電気回路としてコンデン
サ122をパターン形成面100に形成することができ
る。なお上電極の面積を下電極の面積に対して小さめに
形成することは好ましい。後に容量を変更したい場合に
上電極の面積をインクジェット方式で増加させれば、容
易に容量を増加させることができるからである。
Through the above steps, the capacitor 122 can be formed on the pattern forming surface 100 as an electric circuit. It is preferable that the area of the upper electrode is smaller than the area of the lower electrode. This is because, when the capacity is to be changed later, the capacity can be easily increased by increasing the area of the upper electrode by the ink jet method.

【0040】上述したように本実施形態2によれば、上
記実施形態1と同様の効果を奏する他、電極の面積を大
きく設定できるので大容量のコンデンサを製造できる。
特に上電極を小さめに形成しておけば、上電極の面積を
増加させるだけでコンデンサの容量の微調整が可能であ
る。
As described above, according to the second embodiment, the same effect as that of the first embodiment can be obtained, and a large-capacity capacitor can be manufactured because the area of the electrode can be set large.
In particular, if the upper electrode is formed to be small, the capacitance of the capacitor can be finely adjusted only by increasing the area of the upper electrode.

【0041】(実施形態3)本発明の実施形態3は、コ
イルを含んだ電気回路を製造するものである。本実施形
態3では上記実施形態1と同様の電気回路製造装置を使
用する。
(Embodiment 3) Embodiment 3 of the present invention is to manufacture an electric circuit including a coil. In the third embodiment, the same electric circuit manufacturing apparatus as in the first embodiment is used.

【0042】(製造方法)図17乃至図19に基づいて
本実施形態のコイルの形成方法を説明する。各図におい
て(a)は回路素子の中心線で切断した製造工程断面図
を示し、(b)は平面図を示す。 導電膜形成工程(図17): まずインクジェット式記
録ヘッド22を図17(a)(b)に示すように移動さ
せながら導電性材料を含む流動体12を吐出させ、コイ
ルの引き出し線に相当する導電膜102を形成する。流
動体12およびその固化処理については上記実施形態1
と同様である。なおパターン形成面100上に予め磁性
材料を塗布したり渦状の導電膜102の間に磁性材料を
塗布したりすれば、コイルのインダクタンスを増加させ
ることができる。
(Manufacturing Method) A method of forming a coil according to the present embodiment will be described with reference to FIGS. In each figure, (a) shows a cross-sectional view of the manufacturing process cut along the center line of the circuit element, and (b) shows a plan view. Conductive film forming step (FIG. 17): First, the fluid 12 containing a conductive material is discharged while moving the ink jet recording head 22 as shown in FIGS. 17A and 17B, which corresponds to the lead wire of the coil. A conductive film 102 is formed. The fluid 12 and the solidification thereof are described in the first embodiment.
Is the same as If a magnetic material is applied on the pattern formation surface 100 in advance or a magnetic material is applied between the spiral conductive films 102, the inductance of the coil can be increased.

【0043】絶縁膜形成工程(図18): 次いでイン
クジェット式記録ヘッド21を図18(a)に示すよう
に移動させ絶縁性材料を含む流動体11を吐出させ、図
18(b)のように導電膜102の先端を残して絶縁膜
101を形成する。この図のように大きく絶縁膜を設け
ず図17で形成する導電膜と図19で形成する導電膜と
の交差部分にのみ絶縁膜を設けるものでもよい。流動体
11およびその固化処理については上記実施形態1と同
様である。
Insulating film forming step (FIG. 18): Next, the ink jet recording head 21 is moved as shown in FIG. 18 (a) to discharge the fluid 11 containing an insulating material, as shown in FIG. 18 (b). The insulating film 101 is formed leaving the tip of the conductive film 102. As shown in this figure, an insulating film may be provided only at the intersection of the conductive film formed in FIG. 17 and the conductive film formed in FIG. 19 without providing a large insulating film. The fluid 11 and the solidification thereof are the same as in the first embodiment.

【0044】渦状導電膜形成工程(図19): 次いで
インクジェット式記録ヘッド21から導電性材料を含む
流動体12を吐出させながら図19(a)に示すように
螺旋状に移動させ、渦状の導電膜102を形成する。こ
の渦状の導電膜102は図19(b)に示すように中心
が図17で形成した導電膜102に接触している。渦巻
き状のどの部分も先に形成した導電膜に接触しない。渦
の巻き数や導電膜102の幅は製造したいコイルのイン
ダクタンス値に応じて定める。流動体12およびその固
化処理については上記実施形態1と同様である。
Step of forming spiral conductive film (FIG. 19): Next, the fluid 12 containing a conductive material is ejected from the ink jet recording head 21 and spirally moved as shown in FIG. A film 102 is formed. As shown in FIG. 19B, the center of the spiral conductive film 102 is in contact with the conductive film 102 formed in FIG. No part of the spiral contacts the previously formed conductive film. The number of spirals and the width of the conductive film 102 are determined according to the inductance value of the coil to be manufactured. The fluid 12 and the solidification thereof are the same as in the first embodiment.

【0045】上記の工程により電気回路としてコイル1
23をパターン形成面100に形成することができる。
なお後にコイル123のインダクタンスを増加させたい
場合には渦状の端部からさらに渦状の導電膜102を伸
ばせばよい。またインダクタンスを現象させた場合には
既に形成した渦状の導電膜102の途中から引き出し線
を付加すればよい。
By the above steps, the coil 1 is used as an electric circuit.
23 can be formed on the pattern forming surface 100.
If it is desired to increase the inductance of the coil 123 later, the spiral conductive film 102 may be further extended from the spiral end. When the inductance is reduced, a lead may be added from the middle of the already formed spiral conductive film 102.

【0046】上述したように本実施形態3によれば、イ
ンクジェット方式により容易に電気回路としてコイルを
製造することができる。また後にインダクタンスを増加
したり減少させたり等の微調整も容易にできる。
As described above, according to the third embodiment, the coil can be easily manufactured as an electric circuit by the ink jet method. Further, fine adjustment such as increasing or decreasing the inductance can be easily performed later.

【0047】(実施形態4)本発明の実施形態4は、抵
抗器を含んだ電気回路を製造するものである。本実施形
態4では上記実施形態1と同様の電気回路製造装置を使
用する。ただしパターン形成材料として半導電性の抵抗
材料を含んだ流動体13を吐出するためのタンク33と
インクジェット式記録ヘッド23をさらに備える。抵抗
材料としては、導電性粉末と絶縁性粉末との混合、Ni
−Cr、Cr−SiO、Cr−MgF、Au−Si
、AuMgF、PtTa、AuTa
、CrSi、TaSi が挙げられ、その溶媒
としては、PGMEA、シクロヘキサン、カルビトール
アセテート等が挙げられる。湿潤剤またはバインダとし
て、グリセリン、ジエチレングリコール、エチレングリ
コール等を必要に応じて加えてもよい。また絶縁性材料
を含む流動体13として、ポリシラザンや絶縁体材料を
含む金属アルコキシドを用いても良い。この場合には加
熱や化学反応などによって絶縁体材料を形成することが
できる。抵抗材料は形成したい抵抗器の抵抗値に応じて
決める。
(Embodiment 4) Embodiment 4 of the present invention is to manufacture an electric circuit including a resistor. In the fourth embodiment, the same electric circuit manufacturing apparatus as in the first embodiment is used. However, the ink jet recording head 23 further includes a tank 33 for discharging the fluid 13 containing a semiconductive resistive material as a pattern forming material. As the resistance material, a mixture of conductive powder and insulating powder, Ni
-Cr, Cr-SiO, Cr-MgF, Au-Si
O 2 , AuMgF, PtTa 2 O 5 , AuTa 2 O 5 T
a 2 , Cr 3 Si, TaSi 2 and the like . Examples of the solvent include PGMEA, cyclohexane, carbitol acetate and the like. Glycerin, diethylene glycol, ethylene glycol, or the like may be added as a wetting agent or binder as needed. As the fluid 13 containing an insulating material, polysilazane or metal alkoxide containing an insulating material may be used. In this case, the insulator material can be formed by heating, a chemical reaction, or the like. The resistance material is determined according to the resistance value of the resistor to be formed.

【0048】(製造方法)図20乃至図22に基づいて
本実施形態の抵抗器の形成方法を説明する。各図におい
て(a)は回路素子の中心線で切断した製造工程断面図
を示し、(b)は平面図を示す。 抵抗膜形成工程(図20): まずインクジェット式記
録ヘッド23を図20(a)(b)に示すように移動さ
せる。そして当該ヘッド23から抵抗材料を含む流動体
13を吐出させ、電気的抵抗を与えるための抵抗膜10
3を形成する。固化処理については上記実施形態1と同
様である。なお抵抗膜103の幅、高さおよび長さにつ
いては形成したい抵抗器の抵抗値に応じて決める。抵抗
器の抵抗値は長さに比例し断面積に反比例するからであ
る。なおこの抵抗膜103は目標となる抵抗値よりも大
きな抵抗値となるように高さや幅を設定しておくことは
好ましい。後に抵抗膜103の高さや幅を増加させて抵
抗値を適正値に下げることができるからである。
(Manufacturing Method) A method of forming the resistor according to the present embodiment will be described with reference to FIGS. In each figure, (a) shows a cross-sectional view of the manufacturing process cut along the center line of the circuit element, and (b) shows a plan view. Resistive film forming step (FIG. 20): First, the ink jet recording head 23 is moved as shown in FIGS. Then, the fluid film 13 containing a resistive material is discharged from the head 23 to provide an electric resistance.
Form 3 The solidification process is the same as in the first embodiment. Note that the width, height, and length of the resistance film 103 are determined according to the resistance value of a resistor to be formed. This is because the resistance value of the resistor is proportional to the length and inversely proportional to the cross-sectional area. Note that it is preferable that the height and width of the resistance film 103 be set so as to have a resistance value larger than a target resistance value. This is because the resistance value can be reduced to an appropriate value by increasing the height and width of the resistance film 103 later.

【0049】導電膜形成工程(図21および図22):
半導電膜103が固化したら、インクジェット式記録
ヘッド22を図21および図22に示すように移動さ
せ、導電性材料を含む流動体12を吐出して、半導電膜
103の両端に導電膜102を形成する。流動体12お
よびその固化処理については上記実施形態1と同様であ
る。
Step of forming conductive film (FIGS. 21 and 22):
When the semiconductive film 103 is solidified, the ink jet recording head 22 is moved as shown in FIGS. 21 and 22, the fluid 12 containing the conductive material is discharged, and the conductive film 102 is applied to both ends of the semiconductive film 103. Form. The fluid 12 and the solidification thereof are the same as in the first embodiment.

【0050】上記の工程により電気回路として抵抗器1
24をパターン形成面100に形成することができる。
なお後に抵抗器124の抵抗値を微調整したい場合には
半導電膜103にさらに流動体13を吐出して半導電膜
103の厚みを厚くしたり幅を大きくしたりすれば、抵
抗値を適正値にまで下げることができる。
According to the above process, the resistor 1 is used as an electric circuit.
24 can be formed on the pattern forming surface 100.
If it is desired to finely adjust the resistance value of the resistor 124 later, the fluid 13 is further discharged to the semiconductive film 103 to increase the thickness or the width of the semiconductive film 103 so that the resistance value is appropriately adjusted. Can be reduced to the value.

【0051】上述したように本実施形態4によれば、イ
ンクジェット方式により容易に電気回路として抵抗器を
製造することができる。また後に抵抗値を微調整するこ
とも容易にできる。
As described above, according to the fourth embodiment, the resistor can be easily manufactured as an electric circuit by the ink jet method. It is also easy to fine-tune the resistance value later.

【0052】(実施形態5)本発明の実施形態5は、回
路素子として従来のディスクリート部品を用い、その間
の配線に本発明を適用するものである。本実施形態5で
は上記実施形態1と同様の電気回路製造装置を使用す
る。ただし基板1のパターン形成面に部品を配置するた
めの装置あるいは人手による工程を要する。図23およ
び図24に基づいて本実施形態の電気回路製造方法を説
明する。各図はパターン形成面の平面図である。 部品配置工程(図23): インサートマシンまたは人
手により、基板1のパターン形成面100上で適当な位
置に個別部品を配置する。その配置は製造したい電気回
路に応じて定める。図23ではチップ部品として抵抗器
110、コンデンサ111およびトランジスタ112が
配置されている。各部品はボンドなどで接着しておくこ
とが望ましい。なおこの接着もインクジェット方式によ
って行うことは好ましい。例えば図25(a)(b)に
示すように、部品を接着したい領域に接着材料を含む流
動体17をインクジェット式記録ヘッド27から吐出し
接着膜107を形成する。この接着膜107は部品を仮
留めできさえすればよいので、部品によって覆われる面
積より小さい領域に形成されるものでもよい。そして図
26に示すように、接着膜107上にインサートマシン
7等によって部品(抵抗器110)を貼り付ければよ
い。なお、接着材料としてはエポキシ樹脂やエネルギー
によって硬化する樹脂等を適用する。例えば熱硬化性樹
脂や熱可塑性樹脂を用いれば加える熱の温度設定によっ
て部品を接着できる。
(Embodiment 5) In Embodiment 5 of the present invention, a conventional discrete component is used as a circuit element, and the present invention is applied to wiring therebetween. In the fifth embodiment, the same electric circuit manufacturing apparatus as in the first embodiment is used. However, an apparatus for arranging components on the pattern formation surface of the substrate 1 or a manual process is required. An electric circuit manufacturing method according to the present embodiment will be described with reference to FIGS. Each drawing is a plan view of the pattern forming surface. Component placement step (FIG. 23): Individual components are placed at appropriate positions on the pattern forming surface 100 of the substrate 1 by an insert machine or manually. The arrangement is determined according to the electric circuit to be manufactured. In FIG. 23, a resistor 110, a capacitor 111, and a transistor 112 are arranged as chip components. It is desirable that each component is bonded with a bond or the like. It is preferable that this bonding is also performed by an ink jet method. For example, as shown in FIGS. 25A and 25B, a fluid 17 containing an adhesive material is discharged from an ink jet recording head 27 to a region where a component is to be adhered, thereby forming an adhesive film 107. The adhesive film 107 may be formed in a region smaller than the area covered by the component, as long as the component can be temporarily fixed. Then, as shown in FIG. 26, a component (resistor 110) may be attached on the adhesive film 107 by the insert machine 7 or the like. Note that an epoxy resin, a resin that is cured by energy, or the like is used as the adhesive material. For example, if a thermosetting resin or a thermoplastic resin is used, the components can be bonded by setting the temperature of the applied heat.

【0053】配線工程(図24): 部品が接着された
ら、パターン形成材料として導電性材料を含む流動体1
2を用いて部品間を結線する配線パターンを形成してい
く。導電性材料やその固化処理については上記実施形態
1と同様である。配線パターンを交差させる場合、下に
なる導電膜102を形成後、配線の交差部分に絶縁膜1
01を設けその上にさらに導電膜102を形成すればよ
い。なお、導電膜102で構成される配線パターンと各
部品の端子とを半田付けしてもよい。半田付けをインク
ジェット方式で行ってもよい。半田を溶解温度以上に加
熱してインクジェット式記録ヘッドから吐出させれば容
易に半田付けができる。
Wiring step (FIG. 24): After the components are bonded, a fluid 1 containing a conductive material as a pattern forming material
2, a wiring pattern for connecting the components is formed. The conductive material and the solidification thereof are the same as in the first embodiment. When the wiring patterns are crossed, the insulating film 1 is formed at the crossing portion of the wiring after forming the conductive film 102 below.
01 may be provided and the conductive film 102 may be further formed thereon. Note that the wiring pattern formed of the conductive film 102 and the terminals of each component may be soldered. The soldering may be performed by an inkjet method. If the solder is heated above the melting temperature and discharged from the ink jet recording head, the soldering can be easily performed.

【0054】なお上記実施形態では回路素子を個別部品
で配線をインクジェット方式で行ったが、回路素子の一
部または全部を上記各実施形態のようにインクジェット
方式で製造してもよい。すなわち大容量のコンデンサや
高インダクタンスのコイル、複雑な構成の能動素子に個
別部品を採用し、パターン形成面に容易に形成できる回
路素子にインクジェット方式を適用するのである。
In the above embodiment, the circuit elements are formed of individual components and the wiring is performed by the ink jet method. However, a part or all of the circuit elements may be manufactured by the ink jet method as in the above embodiments. In other words, individual components are employed for large-capacity capacitors, high-inductance coils, and active elements having a complicated configuration, and the ink jet method is applied to circuit elements that can be easily formed on a pattern formation surface.

【0055】上述したように本実施形態5によれば、個
別部品を利用した場合にもインクジェット方式により容
易に配線ができる。特にインクジェット方式で形成し難
い回路素子があっても電気回路を製造可能である。また
予め一定の配置で個別部品を配置した定型基板を製造し
ておけば、インクジェット方式を用いて任意の電気回路
を組むことができる。
As described above, according to the fifth embodiment, even when individual components are used, wiring can be easily performed by the ink jet method. In particular, an electric circuit can be manufactured even if there is a circuit element that is difficult to form by an ink jet method. In addition, if a fixed substrate on which individual components are arranged in a fixed arrangement is manufactured in advance, an arbitrary electric circuit can be assembled using an ink jet method.

【0056】(実施形態6)本発明の実施形態6は、実
施形態5のようにパターン形成面に多数の配線パターン
を形成する際に互いを識別させる電気回路の製造方法に
関する。本実施形態5では上記実施形態1と同様の電気
回路製造装置を使用する。ただし導電性材料を含む流動
体12を吐出させるタンク22やインクジェット式記録
ヘッド22を配線パターンの種類に対応させて複数設け
る。個々の流動体12には異なる色の染料や顔料を混入
させ構成する。染料としては、蛍光増白染料としてスチ
ルベン系、オキサゾール系、イミダゾロン系、クマリン
系等が使用できる。一般染料としてアゾ系、アントラキ
ノン系、インジコ系、硫化系が使用できる。具体的には
黒色にするなら、2,4−ジニトロフェノール類、黄色
にするなら、m−トルイレンジアミン類、赤色にするな
ら、フェノジン類が挙げられる。顔料としては、不溶性
アゾ系、アゾレーキ系、フタロシアニン系等が使用でき
る。顔料は着色粒子から構成されているため、染料のよ
うに単分子が電気伝導を阻害することがない。このため
顔料を用いることがより好ましい。各配線パターンは、
例えば電源配線、接地配線およびその他配線で色分けし
たり、アナログ回路の配線とデジタル回路の配線で色分
けたりする。例えば図27では電源配線108、接地配
線109およびその他の配線102で色分けされてい
る。配線パターンが交差する場合には、図27(b)に
示すように配線の交差部分に絶縁膜101を形成すれば
よい。
(Embodiment 6) Embodiment 6 of the present invention relates to a method of manufacturing an electric circuit for distinguishing each other when forming a large number of wiring patterns on a pattern formation surface as in Embodiment 5. In the fifth embodiment, the same electric circuit manufacturing apparatus as in the first embodiment is used. However, a plurality of tanks 22 and ink jet recording heads 22 for discharging the fluid 12 containing a conductive material are provided in accordance with the type of the wiring pattern. Dyes and pigments of different colors are mixed into the individual fluids 12 to constitute them. As the dye, stilbene-based, oxazole-based, imidazolone-based, coumarin-based, and the like can be used as fluorescent whitening dyes. Azo dyes, anthraquinone dyes, indico dyes and sulfurized dyes can be used as general dyes. Specific examples include 2,4-dinitrophenols for black, m-toluylenediamines for yellow, and phenodines for red. As the pigment, insoluble azo, azo lake, phthalocyanine and the like can be used. Since the pigment is composed of colored particles, a single molecule does not hinder electric conduction unlike a dye. For this reason, it is more preferable to use a pigment. Each wiring pattern is
For example, the power supply wiring, the ground wiring, and the other wiring are color-coded, or the analog circuit wiring and the digital circuit wiring are color-coded. For example, in FIG. 27, the power supply wiring 108, the ground wiring 109, and the other wiring 102 are color-coded. When the wiring patterns intersect, the insulating film 101 may be formed at the intersections of the wirings as shown in FIG.

【0057】なお配線パターン自体を色分けせず配線パ
ターンを覆う着色膜で色分けしてもよい。例えば図28
では配線パターンである導電膜102を着色膜130が
覆って形成されている。着色膜130の形成は、顔料や
染料を含ませた樹脂等をインクジェット方式により吐出
させればよい。樹脂等で着色膜130を形成すれば、絶
縁性を備えているので、配線パターンが交差した場合で
も絶縁性が確保できる。また導電膜102に顔料や染料
が含まれないので電気伝導を阻害するおそれもなくな
る。さらに導電性材料自体にも固有の色があることを利
用して染料を利用せずに導電性材料を配線パターンに応
じて使い分けることによって色分けしてもよい。例えば
銅であれば赤色を、銀や白金であれば白色を、金であれ
ば黄色がかっている。したがって顔料や染料を変更する
代わりに、異なる導電性材料を含んだ流動体を吐出して
導電膜を形成すれば、ある程度の色分けが可能である。
Note that the wiring pattern itself may be colored with a colored film covering the wiring pattern without being colored. For example, FIG.
In this example, the conductive film 102 as a wiring pattern is formed so as to cover the colored film 130. The colored film 130 may be formed by discharging a resin or the like containing a pigment or a dye by an inkjet method. If the colored film 130 is formed of a resin or the like, since the insulating property is provided, the insulating property can be ensured even when the wiring patterns cross. In addition, since the conductive film 102 does not contain a pigment or a dye, there is no risk of impeding electric conduction. Further, the conductive material itself may have a unique color, and the color may be color-coded by selectively using the conductive material according to the wiring pattern without using a dye. For example, copper is red, silver and platinum are white, and gold is yellow. Therefore, instead of changing the pigment or the dye, if a fluid containing a different conductive material is discharged to form a conductive film, a certain degree of color separation can be achieved.

【0058】また、配線パターンは必ずしもインクジェ
ット方式で製造する必要はなく、他の方法、例えばフォ
トリソグラフィー法等で製造したものでもよい。配線パ
ターンが色分けされている限り、同様の効果を奏するか
らである。
The wiring pattern does not necessarily need to be manufactured by the ink jet method, but may be manufactured by another method such as a photolithography method. This is because the same effect is obtained as long as the wiring pattern is color-coded.

【0059】上述したように本実施形態6によれば、配
線パターンを互いに色分けして製造したので、当該電気
回路によれば故障時や回路の改良時に配線の経路や部品
を見分け易く、作業の容易化に繋がる。また生産ライン
で色分けを採用した場合にも保守・点検を容易にするこ
とができる。
As described above, according to the sixth embodiment, since the wiring patterns are manufactured in different colors, according to the electric circuit, it is easy to identify the wiring paths and parts at the time of failure or improvement of the circuit. It leads to ease. Maintenance and inspection can be facilitated even when color coding is adopted in the production line.

【0060】(その他の変形例)本発明は上記実施形態
によらず種々に変形して適用することが可能である。例
えば上記実施形態ではコンデンサ、コイル、抵抗器の製
造方法を示したが、ダイオードやトランジスタ等の能動
素子の製造に本発明を適用してもよい。流動体としては
シリコンやゲルマニウム等の半導体材料に種々の元素を
ドーピングしたものを用いればよい。ドーピングを後に
行ってもよい。電子多数キャリアの半導体膜と正孔多数
キャリアの反動膜とをキャリア密度を調整しながら種々
の形状で多数積層することにより、エピタキシャル成長
により製造していた半導体をインクジェット方式により
製造することも可能である。通常の半導体プロセスで製
造していた各種の半導体と同様の積層構造を形成すれ
ば、公知のあらゆる半導体素子を製造可能である。
(Other Modifications) The present invention can be applied in various modifications without depending on the above embodiment. For example, in the above-described embodiment, a method for manufacturing a capacitor, a coil, and a resistor has been described. As the fluid, a material in which a semiconductor material such as silicon or germanium is doped with various elements may be used. Doping may be performed later. By stacking a large number of semiconductor films of electron majority carriers and reaction films of hole majority carriers in various shapes while adjusting the carrier density, it is also possible to manufacture semiconductors manufactured by epitaxial growth by an inkjet method. . By forming a laminated structure similar to various semiconductors manufactured by a normal semiconductor process, all known semiconductor elements can be manufactured.

【0061】また、上記インクジェット方式による流動
体の吐出前に種々の表面改質処理を併せて行ってもよ
い。例えば、パターン形成面が親和性を備えるように表
面改質する処理としては、流動体の極性分子の有無に応
じて、シランカップリング剤を塗布する方法、アルゴン
等で逆スパッタをかける方法、コロナ放電処理、プラズ
マ処理、紫外線照射処理、オゾン処理、脱脂処理等、公
知の種々の方法を適用する。流動体が極性分子を含まな
い場合には、シランカップリング剤を塗布する方法、酸
化アルミニウムやシリカ等の多孔質膜を形成する方法、
アルゴン等で逆スパッタをかける方法、コロナ放電処
理、プラズマ処理、紫外線照射処理、オゾン処理、脱脂
処理等、公知の種々の方法を適用可能である。パターン
形成面やインクジェット方式で形成された膜にエッチン
グを施して凹凸を設け、親和性を調整してもよい。
Further, various surface modification treatments may be performed before discharging the fluid by the above-mentioned ink jet method. For example, as a treatment for modifying the surface so that the pattern forming surface has an affinity, a method of applying a silane coupling agent, a method of applying reverse sputtering with argon or the like, a method of applying corona, depending on the presence or absence of polar molecules in the fluid. Various known methods such as a discharge treatment, a plasma treatment, an ultraviolet irradiation treatment, an ozone treatment, and a degreasing treatment are applied. When the fluid does not contain polar molecules, a method of applying a silane coupling agent, a method of forming a porous film such as aluminum oxide or silica,
Various known methods such as a method of performing reverse sputtering with argon or the like, a corona discharge treatment, a plasma treatment, an ultraviolet irradiation treatment, an ozone treatment, a degreasing treatment, and the like can be applied. The affinity may be adjusted by etching the pattern formation surface or the film formed by the inkjet method to form irregularities.

【0062】さらにインクジェット方式で形成されるパ
ターンは電気回路に限らず、機械的なまたは意匠的な目
的でパターン形成面に形成されるものでもよい。安価な
設備で容易に微細パターンを形成できるというインクジ
ェット方式の利点をそのまま享受させることができるか
らである。
The pattern formed by the ink jet method is not limited to an electric circuit, but may be a pattern formed on a pattern forming surface for mechanical or design purposes. This is because the advantage of the inkjet method that a fine pattern can be easily formed with inexpensive equipment can be enjoyed as it is.

【0063】[0063]

【発明の効果】本発明によれば、流動体を付着させるこ
とにより任意のパターンをパターン形成面に形成できる
ので、少量多種生産や試作に適した電気回路、その製造
方法および製造装置を提供することができる。すなわち
大がかりな工場設備を利用することなく安価に一定の品
質の電気回路を提供できる。またインクジェット方式に
よればパターンの追加が容易なので、回路素子における
回路定数の変更や配線の追加が容易に行える。
According to the present invention, since an arbitrary pattern can be formed on a pattern forming surface by adhering a fluid, an electric circuit suitable for small-quantity production and trial production, and a method and an apparatus for producing the electric circuit are provided. be able to. That is, an electric circuit of a certain quality can be provided at low cost without using large-scale factory equipment. In addition, according to the ink-jet method, a pattern can be easily added, so that a circuit constant of a circuit element can be easily changed or a wiring can be easily added.

【0064】本発明によれば、パターンに応じて色を変
えパターンの識別を容易にしたので、試作に適した電気
回路、およびその製造方法を提供することができる。し
たがって試作においても短時間に回路の解析が可能とな
り回路評価の効率化が図れる。
According to the present invention, since the color is changed according to the pattern to facilitate the identification of the pattern, it is possible to provide an electric circuit suitable for trial manufacture and a method of manufacturing the same. Therefore, even in a prototype, the circuit can be analyzed in a short time, and the efficiency of circuit evaluation can be improved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施形態1における電気回路製造装置
の構成図である。
FIG. 1 is a configuration diagram of an electric circuit manufacturing apparatus according to a first embodiment of the present invention.

【図2】実施形態1におけるコンデンサの形成方法の絶
縁膜形成工程である。
FIG. 2 is an insulating film forming step of the method for forming a capacitor according to the first embodiment.

【図3】実施形態1におけるコンデンサの形成方法の導
電膜形成工程である。
FIG. 3 shows a conductive film forming step of the method for forming a capacitor according to the first embodiment.

【図4】実施形態1におけるコンデンサの形成方法の導
電膜形成工程である。
FIG. 4 is a conductive film forming step of the method for forming a capacitor according to the first embodiment.

【図5】微粒子を含んだ流動体を用いた場合の吐出工程
である。
FIG. 5 is a discharge step when a fluid containing fine particles is used.

【図6】微粒子を含んだ流動体を用いた場合の加熱工程
である。
FIG. 6 shows a heating step when a fluid containing fine particles is used.

【図7】接着剤を用いた場合の接着膜形成工程である。FIG. 7 shows an adhesive film forming step when an adhesive is used.

【図8】接着剤を用いた場合の微粒子散布工程である。FIG. 8 shows a fine particle scattering step when an adhesive is used.

【図9】接着剤を用いた場合の微粒子除去工程である。FIG. 9 shows a fine particle removing step when an adhesive is used.

【図10】親和性膜形成工程である。FIG. 10 shows an affinity film forming step.

【図11】親和性膜を用いる場合の導電膜形成工程であ
る。
FIG. 11 shows a conductive film forming step when an affinity film is used.

【図12】非親和性膜形成工程である。FIG. 12 shows a non-affinity film forming step.

【図13】非親和性膜を用いる場合の導電膜形成工程で
ある。
FIG. 13 shows a conductive film forming step in the case of using a non-affinity film.

【図14】実施形態2におけるコンデンサの形成方法の
導電膜形成工程である。
FIG. 14 shows a conductive film forming step of the capacitor forming method according to the second embodiment.

【図15】実施形態2におけるコンデンサの形成方法の
絶縁膜形成工程である。
FIG. 15 shows an insulating film forming step of the capacitor forming method according to the second embodiment.

【図16】実施形態2におけるコンデンサの形成方法の
導電膜形成工程である。
FIG. 16 shows a conductive film forming step of the capacitor forming method according to the second embodiment.

【図17】実施形態3におけるコイルの形成方法の導電
膜形成工程である。
FIG. 17 shows a conductive film forming step of the coil forming method in the third embodiment.

【図18】実施形態3におけるコイルの形成方法の絶縁
膜形成工程である。
FIG. 18 shows an insulating film forming step of the coil forming method according to the third embodiment.

【図19】実施形態3におけるコイルの形成方法の導電
膜形成工程である。
FIG. 19 shows a conductive film forming step of the coil forming method in the third embodiment.

【図20】実施形態4における抵抗器の形成方法の抵抗
膜形成工程である。
FIG. 20 shows a resistance film forming step of the method for forming a resistor according to the fourth embodiment.

【図21】実施形態4における抵抗器の形成方法の導電
膜形成工程である。
FIG. 21 shows a conductive film forming step of the resistor forming method in the fourth embodiment.

【図22】実施形態4における抵抗器の形成方法の導電
膜形成工程である。
FIG. 22 shows a conductive film forming step of the resistor forming method in the fourth embodiment.

【図23】実施形態5における個別部品配置工程であ
る。
FIG. 23 shows an individual component placement step in the fifth embodiment.

【図24】実施形態5における導電膜形成工程である。FIG. 24 shows a conductive film forming step in the fifth embodiment.

【図25】実施形態5における接着膜の形成工程であ
る。
FIG. 25 shows a step of forming an adhesive film in the fifth embodiment.

【図26】侍史形態5における個別部品の接着工程であ
る。
FIG. 26 shows an individual component bonding step in Samurai History Mode 5.

【図27】実施形態6における配線パターンの色分け例
である。
FIG. 27 is an example of color coding of a wiring pattern according to the sixth embodiment.

【図28】実施形態6における配線パターンの着色方法
の変形例である。
FIG. 28 is a modification of the wiring pattern coloring method according to the sixth embodiment.

【図29】インクジェット式記録ヘッドの分解斜視図で
ある。
FIG. 29 is an exploded perspective view of the ink jet recording head.

【図30】インクジェット式記録ヘッドの主要部の斜視
図一部断面図である。
FIG. 30 is a perspective view, partly in section, of a main part of an ink jet recording head.

【符号の説明】[Explanation of symbols]

1…基板 2、2x、21〜2n…インクジェット式記録ヘッド 3、3x、31〜3n…処理装置 4…駆動機構 5…制御回路 6…固化装置 1x、11〜1n…流動体(パターン形成材料) 100…パターン形成面 101…絶縁膜 102…導電膜 103…接着膜 131…微粒子 104…親和性膜(下地膜) 105…非親和性膜 106…抵抗膜 107…接着膜 DESCRIPTION OF SYMBOLS 1 ... Substrate 2, 2x, 21-2n ... Ink jet recording head 3, 3x, 31-3n ... Processing device 4 ... Drive mechanism 5 ... Control circuit 6 ... Solidification device 1x, 11-1n ... Fluid (pattern forming material) REFERENCE SIGNS LIST 100 pattern forming surface 101 insulating film 102 conductive film 103 adhesive film 131 fine particles 104 affinity film (base film) 105 non-affinity film 106 resistive film 107 adhesive film

フロントページの続き (72)発明者 下田 達也 長野県諏訪市大和3丁目3番5号 セイコ ーエプソン株式会社内Continued on the front page (72) Inventor Tatsuya Shimoda 3-5-5 Yamato, Suwa-shi, Nagano Seiko Epson Corporation

Claims (26)

【特許請求の範囲】[Claims] 【請求項1】 パターン形成面に形成される電気回路で
あって、 パターン形成用材料を含んだ流動体が前記パターン形成
面に付着し固化して形成されたパターンを備えているこ
とを特徴とする電気回路。
1. An electric circuit formed on a pattern forming surface, wherein the electric circuit includes a pattern formed by solidifying a fluid containing a pattern forming material on the pattern forming surface. Electrical circuit.
【請求項2】 前記パターン形成面と前記パターンとの
密着性を高めるための親和性層をさらに備えた請求項1
に記載の電気回路。
2. An apparatus according to claim 1, further comprising an affinity layer for improving the adhesion between said pattern forming surface and said pattern.
An electric circuit according to claim 1.
【請求項3】 前記パターンの付着領域を制限するため
の非親和性層をさらに備えた請求項1に記載の電気回
路。
3. The electric circuit according to claim 1, further comprising a non-affinity layer for limiting an attachment area of the pattern.
【請求項4】 前記パターン形成用材料は、導電性材
料、半導電性材料、絶縁性材料または誘電性材料のうち
いずれかである請求項1に記載の電気回路。
4. The electric circuit according to claim 1, wherein the pattern forming material is one of a conductive material, a semiconductive material, an insulating material, and a dielectric material.
【請求項5】 前記パターン形成用材料として導電性材
料を含んだ流動体が固化した配線パターンを備える請求
項1に記載の電気回路。
5. The electric circuit according to claim 1, further comprising a wiring pattern in which a fluid containing a conductive material is solidified as the pattern forming material.
【請求項6】 前記パターン形成用材料として絶縁性材
料または誘電性材料を含んだ流動体が固化した絶縁膜
と、前記パターン形成用材料として導電性材料を含んだ
流動体が前記絶縁膜を挟んで対向して固化した電極膜
と、によりコンデンサを構成する請求項1に記載の電気
回路。
6. An insulating film in which a fluid containing an insulating material or a dielectric material as the pattern forming material is solidified, and a fluid containing a conductive material as the pattern forming material sandwiches the insulating film. The electric circuit according to claim 1, wherein the capacitor is constituted by the solidified electrode film opposed to each other.
【請求項7】 前記パターン形成用材料として導電性材
料を含んだ流動体が前記パターン形成面に渦状に付着し
て固化したコイルを備える請求項1に記載の電気回路。
7. The electric circuit according to claim 1, further comprising a coil in which a fluid containing a conductive material as the material for forming the pattern is spirally attached to the pattern forming surface and solidified.
【請求項8】 前記パターン形成用材料として半導電性
材料を含んだ流動体が固化した半導電性膜の両端に、前
記パターン形成用材料として導電性材料を含んだ流動体
が固化した抵抗器を備える請求項1に記載の電気回路。
8. A resistor in which a fluid containing a conductive material as the pattern forming material is solidified at both ends of a semi-conductive film in which a fluid containing a semi-conductive material as the pattern forming material is solidified. The electric circuit according to claim 1, comprising:
【請求項9】 前記パターン形成用材料として所定の元
素がドーピングされた半導電性材料を含んでいる流動体
が、固化することにより形成された半導体回路素子を備
える請求項1に記載の電気回路。
9. The electric circuit according to claim 1, further comprising a semiconductor circuit element formed by solidifying a fluid containing a semiconductive material doped with a predetermined element as the pattern forming material. .
【請求項10】 複数の前記パターンを備え、互いのパ
ターンを識別するために異なる色彩が付されている請求
項1に記載の電気回路。
10. The electric circuit according to claim 1, comprising a plurality of said patterns, each of which is given a different color to identify each other.
【請求項11】 パターン形成面に電気回路を形成する
電気回路の製造方法において、 前記パターン形成面に、パターン形成用材料を含んだ流
動体を吐出する工程と、 前記パターン形成面に吐出された流動体を固化する工程
と、を備えたことを特徴とする電気回路の製造方法。
11. A method for manufacturing an electric circuit for forming an electric circuit on a pattern forming surface, comprising: discharging a fluid containing a pattern forming material onto the pattern forming surface; and discharging the fluid containing the pattern forming material onto the pattern forming surface. And a step of solidifying the fluid.
【請求項12】 前記流動体を吐出する工程では、前記
パターン形成用材料の融点以上に加熱し溶解した材料を
前記流動体として吐出し、 前記流動体を固化する工程では、前記パターン形成面付
近の温度を前記パターン形成用材料の融点より低い温度
に維持し、前記流動体を固化する請求項11に記載の電
気回路の製造方法。
12. In the step of discharging the fluid, a material heated and melted at a temperature equal to or higher than the melting point of the pattern forming material is discharged as the fluid, and in the step of solidifying the fluid, the vicinity of the pattern forming surface is provided. The method for manufacturing an electric circuit according to claim 11, wherein the temperature is kept lower than the melting point of the pattern forming material to solidify the fluid.
【請求項13】 前記流動体を吐出する工程では、微粒
子として溶媒に攪拌された前記パターン形成用材料を前
記流動体として吐出し、 前記流動体を固化する工程は、前記パターン形成面付近
の温度を前記パターン形成用材料の融点以上の温度を加
えて前記微粒子を溶解させる工程と、当該融点より低い
温度を加えて溶解した材料を固化する工程と、を備える
請求項11に記載の電気回路の製造方法。
13. The step of discharging the fluid, the step of discharging the pattern forming material agitated by a solvent as fine particles as the fluid, and the step of solidifying the fluid includes the step of: Applying a temperature equal to or higher than the melting point of the pattern forming material to dissolve the fine particles; and applying a temperature lower than the melting point to solidify the melted material. Production method.
【請求項14】 前記流動体を吐出する前に、前記パタ
ーン形成面と前記パターンとの密着性を高めるための親
和性層を形成する工程を備えた請求項11に記載の電気
回路の製造方法。
14. The method of manufacturing an electric circuit according to claim 11, further comprising a step of forming an affinity layer for improving the adhesion between the pattern forming surface and the pattern before discharging the fluid. .
【請求項15】 前記流動体を吐出する前に、前記パタ
ーンの付着領域を制限するための非親和性層を形成する
工程を備えた請求項11に記載の電気回路の製造方法。
15. The method of manufacturing an electric circuit according to claim 11, further comprising a step of forming a non-affinity layer for restricting an attachment area of the pattern before discharging the fluid.
【請求項16】 パターン形成面に電気回路を形成する
電気回路の製造方法において、 前記パターン形成面に接着性材料を吐出する工程と、 前記パターン形成面にパターン形成用材料の微粒子を散
布する工程と、 前記接着性材料に付着したもの以外の前記微粒子を前記
パターン形成面から除去する工程と、 を備えたことを特徴とする電気回路の製造方法。
16. A method for manufacturing an electric circuit for forming an electric circuit on a pattern forming surface, comprising: a step of discharging an adhesive material on the pattern forming surface; and a step of spraying fine particles of a pattern forming material on the pattern forming surface. And a step of removing the fine particles other than those adhering to the adhesive material from the pattern forming surface.
【請求項17】 前記微粒子をパターン形成面から除去
する工程の後に、前記パターン形成面付近の温度を前記
パターン形成用材料の融点以上の温度を加えて前記微粒
子を溶解させる工程と、当該融点より低い温度を加えて
溶解した材料を固化する工程と、をさらに備える請求項
16に記載の電気回路の製造方法。
17. After the step of removing the fine particles from the pattern forming surface, applying a temperature near the pattern forming surface to a temperature equal to or higher than the melting point of the pattern forming material to dissolve the fine particles; The method for manufacturing an electric circuit according to claim 16, further comprising: a step of applying a low temperature to solidify a melted material.
【請求項18】 前記微粒子をパターン形成面から除去
する工程の後に、前記接着性材料に付着した前記微粒子
を圧縮する工程をさらに備える請求項16に記載の電気
回路の製造方法。
18. The method according to claim 16, further comprising, after the step of removing the fine particles from the pattern forming surface, a step of compressing the fine particles attached to the adhesive material.
【請求項19】 前記パターン形成用材料は、導電性材
料、半導電性材料、絶縁性材料または誘電性材料のうち
いずれか1以上である請求項11乃至請求項16に記載
の電気回路の製造方法。
19. The method of manufacturing an electric circuit according to claim 11, wherein the material for forming a pattern is at least one of a conductive material, a semiconductive material, an insulating material, and a dielectric material. Method.
【請求項20】 前記絶縁性材料を含んだ流動体を吐出
して絶縁膜を形成し、当該絶縁膜を挟んで対向するよう
に前記導電性材料を含んだ流動体を吐出して電極膜を形
成することによりコンデンサを形成する請求項11乃至
請求項18に記載の電気回路の製造方法。
20. An insulating film is formed by discharging a fluid containing the insulating material, and a fluid containing the conductive material is discharged so as to face the electrode film by sandwiching the insulating film. 19. The method for manufacturing an electric circuit according to claim 11, wherein the capacitor is formed by forming the capacitor.
【請求項21】 前記導電性材料を含んだ流動体を渦状
に吐出してコイルを形成する請求項11乃至請求項18
に記載の電気回路の製造方法。
21. A coil formed by spirally discharging a fluid containing the conductive material.
3. The method for producing an electric circuit according to claim 1.
【請求項22】 前記半導電性材料を含んだ流動体を吐
出して半導電性膜を形成し、当該半導電性膜の両端に前
記導電性材料を含んだ流動体を吐出して導電性膜を形成
することにより抵抗器を形成する請求項11乃至請求項
18に記載の電気回路の製造方法。
22. A fluid containing the semiconductive material is discharged to form a semiconductive film, and a fluid containing the conductive material is discharged to both ends of the semiconductive film to form a conductive film. The method for manufacturing an electric circuit according to claim 11, wherein the resistor is formed by forming a film.
【請求項23】 所定の元素がドーピングされた半導電
性材料を含んだ流動体を吐出して半導体膜を形成する工
程を前記流動体にドーピングする元素を変えながら複数
回繰り返して半導体回路素子を形成する請求項11乃至
請求項18に記載の電気回路の製造方法。
23. A step of discharging a fluid containing a semiconductive material doped with a predetermined element to form a semiconductor film is repeated a plurality of times while changing the element to be doped into the fluid, thereby forming a semiconductor circuit element. The method for manufacturing an electric circuit according to claim 11, wherein the electric circuit is formed.
【請求項24】 パターンに応じてそのパターンを形成
するための流動体に異なる色の顔料または染料を混ぜて
パターンを形成することにより、複数のパターンを識別
可能とする請求項11乃至請求項18に記載の電気回路
の製造方法。
24. A plurality of patterns can be identified by forming a pattern by mixing pigments or dyes of different colors into a fluid for forming the pattern according to the pattern. 3. The method for producing an electric circuit according to claim 1.
【請求項25】 前記流動体により形成されたパターン
を覆ってそのパターンに応じた色の顔料または染料を含
む層を形成することにより、複数のパターンを識別可能
とする請求項11乃至請求項18に記載の電気回路の製
造方法。
25. A plurality of patterns can be identified by covering a pattern formed by the fluid and forming a layer containing a pigment or a dye having a color corresponding to the pattern. 3. The method for producing an electric circuit according to claim 1.
【請求項26】 パターン形成用材料を含んだ流動体に
よりパターン形成面上に任意のパターンを形成するため
の電気回路製造装置であって、 前記流動体を前記パターン形成面に吐出可能に構成され
たインクジェット式記録ヘッドと、 前記インクジェット式記録ヘッドと前記パターン形成面
との相対位置を変更可能に構成される駆動機構と、 前記パターン形成面上の流動体を固化させるために雰囲
気を調整する固化装置と、 前記インクジェット式記録ヘッドからの前記流動体の吐
出、前記駆動機構による駆動および前記固化装置による
雰囲気の調整を制御する制御装置と、を備え、 前記制御装置は、前記駆動機構により前記インクジェッ
ト式記録ヘッドを任意のパターンに沿って移動させなが
ら当該インクジェット式記録ヘッドから前記流動体を吐
出させ、前記固化装置により前記パターン形成面の雰囲
気を調整して前記パターン形成面に吐出された流動体を
固化させることにより電気回路を形成可能に構成されて
いることを特徴とする電気回路製造装置。
26. An electric circuit manufacturing apparatus for forming an arbitrary pattern on a pattern forming surface with a fluid containing a pattern forming material, wherein the fluid is dischargeable to the pattern forming surface. An ink jet recording head, a driving mechanism configured to change a relative position between the ink jet recording head and the pattern forming surface, and a solidification adjusting an atmosphere to solidify a fluid on the pattern forming surface. And a control device for controlling the discharge of the fluid from the ink jet recording head, the driving by the driving mechanism, and the adjustment of the atmosphere by the solidifying device. The control device controls the ink jet by the driving mechanism. While moving the ink jet recording head along an arbitrary pattern, An electric circuit formed by discharging a fluid, adjusting an atmosphere of the pattern forming surface by the solidifying device, and solidifying the fluid discharged on the pattern forming surface. Circuit manufacturing equipment.
JP07814998A 1998-03-25 1998-03-25 Electric circuit, manufacturing method thereof and electric circuit manufacturing apparatus Expired - Fee Related JP4741045B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP07814998A JP4741045B2 (en) 1998-03-25 1998-03-25 Electric circuit, manufacturing method thereof and electric circuit manufacturing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP07814998A JP4741045B2 (en) 1998-03-25 1998-03-25 Electric circuit, manufacturing method thereof and electric circuit manufacturing apparatus

Related Child Applications (2)

Application Number Title Priority Date Filing Date
JP2008238988A Division JP2008311683A (en) 2008-09-18 2008-09-18 Electric circuit, and its manufacturing method and device
JP2008238993A Division JP2008300892A (en) 2008-09-18 2008-09-18 Electric circuit, manufacturing method thereof, and manufacturing device of electric circuit

Publications (2)

Publication Number Publication Date
JPH11274671A true JPH11274671A (en) 1999-10-08
JP4741045B2 JP4741045B2 (en) 2011-08-03

Family

ID=13653860

Family Applications (1)

Application Number Title Priority Date Filing Date
JP07814998A Expired - Fee Related JP4741045B2 (en) 1998-03-25 1998-03-25 Electric circuit, manufacturing method thereof and electric circuit manufacturing apparatus

Country Status (1)

Country Link
JP (1) JP4741045B2 (en)

Cited By (95)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001217245A (en) * 2000-02-04 2001-08-10 Sharp Corp Electronic component and its manufacturing method
JP2002290008A (en) * 2001-03-27 2002-10-04 Toppan Forms Co Ltd Method of forming conductive circuit
JP2002290009A (en) * 2001-03-27 2002-10-04 Toppan Forms Co Ltd Conductive circuit forming device
WO2003105547A1 (en) * 2002-06-07 2003-12-18 富士写真フイルム株式会社 Plotting device and plotting method
JP2004080041A (en) * 2002-08-20 2004-03-11 Xerox Corp Printing pattern forming method, print head, printing system, integrated circuit, and printing system operating method
WO2004023540A1 (en) * 2002-08-30 2004-03-18 Sharp Kabushiki Kaisha Basic material for patterning and patterning method
WO2004023541A1 (en) * 2002-08-30 2004-03-18 Sharp Kabushiki Kaisha Pattern formation substrate and method of pattern formation
JP2004509780A (en) * 2000-06-29 2004-04-02 プリンター リミテッド Jet printing apparatus and method for manufacturing printed circuit boards
US6715871B2 (en) 2001-06-26 2004-04-06 Seiko Epson Corporation Method of forming film pattern, device for forming film pattern, conductive film wiring, electro-optical device, electronic device, and non-contact card medium
JP2004165673A (en) * 2002-11-14 2004-06-10 Samsung Electronics Co Ltd Flexible printed circuit board
JP2004304036A (en) * 2003-03-31 2004-10-28 Hitachi Via Mechanics Ltd Device for manufacturing electronic circuit substrate
US6810814B2 (en) 2002-04-16 2004-11-02 Seiko Epson Corporation Method for fabricating pattern, apparatus for fabricating pattern, conductive film wiring, method for fabricating device, electro-optical apparatus, and electronic apparatus
EP1478016A2 (en) * 2003-05-12 2004-11-17 Seiko Epson Corporation Pattern and fabricating method therefor, device and fabricating method therefor, electro-optical apparatus, electronic apparatus, and method for fabricating active matrix substrate
JP2005072475A (en) * 2003-08-27 2005-03-17 Seiko Epson Corp Method for manufacturing capacitor, capacitor, and semiconductor device
US6871339B2 (en) 2002-04-19 2005-03-22 Seiko Epson Corporation Method of manufacturing a device, device manufacturing apparatus, device, and electronic apparatus
WO2005062685A1 (en) * 2003-12-22 2005-07-07 Canon Kabushiki Kaisha Wiring forming method, wiring forming apparatus, and wiring board
JP2005353728A (en) * 2004-06-09 2005-12-22 Mitsubishi Electric Corp High-frequency device
US7008809B2 (en) 2003-05-16 2006-03-07 Seiko Epson Corporation Pattern formation method and pattern formation apparatus, method for manufacturing device, electro-optical device, electronic device, and method for manufacturing active matrix substrate
EP1643300A1 (en) * 2004-09-30 2006-04-05 Seiko Epson Corporation Barrier structure for forming a conductive pattern by ink jet printing
EP1643301A1 (en) * 2004-09-30 2006-04-05 Seiko Epson Corporation Partition-wall structure for forming a conductive pattern by ink jet printing
US7037812B2 (en) * 2002-09-24 2006-05-02 Konica Minolta Holdings, Inc. Manufacturing method of circuit substrate, circuit substrate and manufacturing device of circuit substrate
JPWO2004070810A1 (en) * 2003-02-05 2006-05-25 株式会社半導体エネルギー研究所 Manufacturing method of display device
JPWO2004070821A1 (en) * 2003-02-06 2006-06-01 株式会社半導体エネルギー研究所 Method for manufacturing display device
US7078250B2 (en) 2002-07-30 2006-07-18 Seiko Epson Corporation Method and apparatus for manufacturing organic electroluminescent device, electronic apparatus and method of removing ionic impurities
JP2006313916A (en) * 2003-05-12 2006-11-16 Seiko Epson Corp Forming method of wiring pattern, device, noncontact card medium, photoelectric device, and active matrix substrate
US7138304B2 (en) 2003-05-16 2006-11-21 Seiko Epson Corporation Method for forming thin film pattern, device and production method therefor, electro-optical apparatus and electronic apparatus, and production method for active matrix substrate
US7150898B2 (en) 2003-10-29 2006-12-19 Seiko Epson Corporation Droplet applying method and droplet applying device, and device and electronic equipment
CN1301048C (en) * 2003-03-03 2007-02-14 精工爱普生株式会社 Method for producing distributing base board
KR100691708B1 (en) * 2004-06-08 2007-03-09 세이코 엡슨 가부시키가이샤 Method for manufacturing circuit element, method for manufacturing electronic element, circuit substrate, electronic device, and electro-optical apparatus
US7190567B2 (en) 2003-12-04 2007-03-13 Seiko Epson Corporation Capacitor and its manufacturing method, and semiconductor device
US7199033B2 (en) 2003-05-28 2007-04-03 Seiko Epson Corporation Pattern forming method, device, method of manufacture thereof, electro-optical apparatus, and electronic apparatus
JP2007116159A (en) * 2005-10-17 2007-05-10 Samsung Electro-Mechanics Co Ltd Wiring forming method and apparatus
KR100723590B1 (en) 2005-05-24 2007-06-04 세이코 엡슨 가부시키가이샤 Method of forming film pattern, active matrix substrate, electro-optic device, and electronic apparatus
KR100728895B1 (en) 2004-08-25 2007-06-15 세이코 엡슨 가부시키가이샤 Method of manufacturing multi-layer wiring substrate, electronic device, and electronic equipment
US7235415B2 (en) 2003-05-28 2007-06-26 Seiko Epson Corporation Film pattern formation method, device and method for manufacturing the same, electro-optical device, electronic device, and method for manufacturing active matrix substrate
KR100749976B1 (en) * 2005-03-09 2007-08-16 세이코 엡슨 가부시키가이샤 Photomask, manufacturing method thereof, and manufacturing method of electronic device
KR100757024B1 (en) 2003-05-28 2007-09-07 세이코 엡슨 가부시키가이샤 Method for manufacture of electronic circuit
US7278725B2 (en) 2002-04-19 2007-10-09 Seiko Epson Corporation Layer forming method, layer forming apparatus, device, manufacturing method for device, and electronic apparatus
JP2007260677A (en) * 2007-05-25 2007-10-11 Seiko Epson Corp Forming method and forming device of film pattern, electric conductive film wiring, electrooptical device, electronic equipment, and non-contact type card medium
US7282779B2 (en) 2003-05-30 2007-10-16 Seiko Epson Corporation Device, method of manufacture thereof, manufacturing method for active matrix substrate, electro-optical apparatus and electronic apparatus
US7285305B2 (en) 2002-04-16 2007-10-23 Seiko Epson Corporation Multilayered wiring board, method of producing multilayered wiring board, electronic device and electronic apparatus
US7311937B2 (en) 2001-10-31 2007-12-25 Seiko Epson Corporation Method for forming a line pattern, line pattern, and electro-optic device
US7364622B2 (en) 2002-03-13 2008-04-29 Seiko Epson Corporation Method and apparatus for fabricating a device, and the device and an electronic equipment
JP2008108935A (en) * 2006-10-26 2008-05-08 Casio Comput Co Ltd Manufacturing method of semiconductor device
US7376318B2 (en) 2002-12-06 2008-05-20 Matsushita Electric Industrial Co., Ltd. Circuit board and its manufacturing method
KR100835621B1 (en) * 2005-04-01 2008-06-09 세이코 엡슨 가부시키가이샤 Method of manufacturing multi-layered substrate
KR100841284B1 (en) * 2006-03-17 2008-06-25 세이코 엡슨 가부시키가이샤 Method of forming metal wiring and method of manufacturing active matrix substrate
US7393553B2 (en) 2003-07-11 2008-07-01 Seiko Epson Corporation Droplet information measuring method and apparatus therefor, film pattern forming method, device manufacturing method, droplet discharge apparatus, electro-optical apparatus, and electronic apparatus
KR100845505B1 (en) 2005-07-27 2008-07-10 세이코 엡슨 가부시키가이샤 Bonding pad fabrication method, bonding pad, method for fabricating an electronic device, and electronic device
JP2008166590A (en) * 2006-12-28 2008-07-17 Japan Aviation Electronics Industry Ltd Manufacturing method of wiring and conductive ink for use therein
US7413975B2 (en) 2002-07-23 2008-08-19 Seiko Epson Corporation Interconnect substrate, semiconductor device, methods of manufacturing the same, circuit board, and electronic equipment
CN100416760C (en) * 2003-05-28 2008-09-03 精工爱普生株式会社 Pattern forming method
JP2008306031A (en) * 2007-06-08 2008-12-18 Smk Corp Method of designing circuit pattern using conductive paint and printed circuit board
JP2008306209A (en) * 2008-08-14 2008-12-18 National Institute Of Advanced Industrial & Technology Substrate equipped with minute line
US7527361B2 (en) 2005-07-27 2009-05-05 Brother Kogyo Kabushiki Kaisha Liquid transporting apparatus, actuator unit, and method of producing liquid transporting apparatus
JP2009099916A (en) * 2007-10-19 2009-05-07 Ricoh Co Ltd Manufacturing device of electronic device or electronic circuit, electronic device board and electronic circuit board
US7560297B2 (en) 2005-11-16 2009-07-14 Seiko Epson Corporation Active matrix substrate, manufacturing method thereof, electro-optical device, and electronic apparatus
US7566584B2 (en) 2005-05-23 2009-07-28 Seiko Epson Corporation Electronic substrate manufacturing method, semiconductor device manufacturing method, and electronic equipment manufacturing method
JP2009194084A (en) * 2008-02-13 2009-08-27 Ricoh Co Ltd Manufacturing apparatus of electronic device or electronic circuit, electronic device board, and electronic circuit board
US7582333B2 (en) 2003-03-11 2009-09-01 Seiko Epson Corporation Pattern forming method, pattern forming apparatus, method of manufacturing device, conductive film wiring, electro-optical device, and electronic apparatus
US7582545B2 (en) 2005-07-20 2009-09-01 Seiko Epson Corporation Forming method for film pattern, device, electro-optical apparatus, electronic apparatus, and manufacturing method for active matrix substrate
US7601386B2 (en) 2003-07-11 2009-10-13 Seiko Epson Corporation Process for forming a film, process for manufacturing a device, electro-optical device and electronic equipment
JP2009272575A (en) * 2008-05-12 2009-11-19 Panasonic Corp Method of forming through electrode of semiconductor
US7622385B2 (en) 2004-10-27 2009-11-24 Seiko Epson Corporation Wiring pattern forming method, film pattern forming method, semiconductor device, electro-optical device, and electronic equipment
JP2009290227A (en) * 2003-05-16 2009-12-10 Semiconductor Energy Lab Co Ltd Method for forming wiring, and method of manufacturing display device
JP2009295936A (en) * 2008-06-09 2009-12-17 Ricoh Co Ltd Electronic device chip and pattern wiring sheet
JP2009301964A (en) * 2008-06-17 2009-12-24 Sony Chemical & Information Device Corp Method for manufacturing of protection element, and method for manufacturing of electronic equipment
US7667232B2 (en) 2004-10-13 2010-02-23 Seiko Epson Corporation Bank structure, method of forming bank structure, device, electro-optical device and electronic apparatus
US7678697B2 (en) 2003-05-09 2010-03-16 Seiko Epson Corporation Substrate, device, method of manufacturing device, method of manufacturing active matrix substrate, electro-optical apparatus and electronic apparatus
US7691562B2 (en) 2005-07-20 2010-04-06 Seiko Epson Corporation Method for forming film pattern, and method for manufacturing device, electro-optical device, electronic apparatus and active matrix substrate
US7731076B2 (en) 2003-03-07 2010-06-08 Ricoh Company, Ltd. Laser trimming problem suppressing semiconductor device manufacturing apparatus and method
US7767504B2 (en) 2006-04-19 2010-08-03 Seiko Epson Corporation Methods for forming film patterns by disposing a liquid within a plural-level partition structure
US7775177B2 (en) 2005-06-22 2010-08-17 Canon Kabushiki Kaisha Circuit pattern forming device and circuit pattern forming method
US7794785B2 (en) 2003-04-22 2010-09-14 Seiko Epson Corporation Cleaning method, storage method, pattern formation method, device manufacturing method, electro-optical device, and electronic apparatus
US7799407B2 (en) 2005-05-16 2010-09-21 Seiko Epson Corporation Bank structure, wiring pattern forming method, device, electro-optical device, and electronic apparatus
US7803515B2 (en) 2005-11-04 2010-09-28 Seiko Epson Corporation Film pattern forming method, device, electro-optical apparatus, and electronic appliance
JP2010232497A (en) * 2009-03-27 2010-10-14 Furukawa Electric Co Ltd:The Method of forming conductive material
US7858453B2 (en) 2003-02-06 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device and display device utilizing solution ejector
KR101007118B1 (en) * 2007-10-29 2011-01-10 주식회사 엘지화학 Device for ejecting catalyst ink used for fuel cell in various pattern
US7939132B2 (en) 2005-02-01 2011-05-10 Seiko Epson Corporation Film pattern forming method for forming a margin band and filling the margin band
US20110237002A1 (en) * 2005-07-13 2011-09-29 Nscrypt, Inc. Method for manufacturing 3d circuits from bare die or packaged ic chips by microdispensed interconnections
JP2011204748A (en) * 2010-03-24 2011-10-13 Fukuoka Univ Wiring pattern forming method and wiring board
US8147903B2 (en) 2005-06-22 2012-04-03 Canon Kabushiki Kaisha Circuit pattern forming method, circuit pattern forming device and printed circuit board
US8166646B2 (en) 2007-03-28 2012-05-01 Brother Kogyo Kabushiki Kaisha Method for connecting two objects electrically
JP2012156412A (en) * 2011-01-28 2012-08-16 Fuji Mach Mfg Co Ltd Production system of component mounting circuit board
JP2013065680A (en) * 2011-09-16 2013-04-11 Canon Inc Manufacturing method of electronic circuit and electronic circuit board
US8435440B2 (en) 2005-04-25 2013-05-07 Brother Kogyo Kabushiki Kaisha Method for forming a conductive pattern and a wired board
US20130210224A1 (en) * 2010-09-25 2013-08-15 Adam North Brunton Method and apparatus for dividing thin film device into separate cells
WO2014041670A1 (en) 2012-09-13 2014-03-20 富士機械製造株式会社 Electronic device manufacturing apparatus and method for manufacturing same
US8715774B2 (en) 2005-05-30 2014-05-06 Seiko Epson Corporation Liquid droplet ejection method
TWI505473B (en) * 2005-01-28 2015-10-21 Semiconductor Energy Lab Semiconductor device, electronic device, and method of manufacturing semiconductor device
WO2016042657A1 (en) * 2014-09-19 2016-03-24 富士機械製造株式会社 Manufacturing apparatus and manufacturing method
JP2018511947A (en) * 2015-03-31 2018-04-26 日本テキサス・インスツルメンツ株式会社 Method for forming conductive and resistive circuit structures in an integrated circuit or printed circuit board
DE102004044144B4 (en) 2004-09-13 2018-10-18 Robert Bosch Gmbh Method for producing a printed circuit
JP2020155651A (en) * 2019-03-20 2020-09-24 株式会社リコー Pattern substrate and manufacturing method of the same

Cited By (145)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001217245A (en) * 2000-02-04 2001-08-10 Sharp Corp Electronic component and its manufacturing method
JP2004509780A (en) * 2000-06-29 2004-04-02 プリンター リミテッド Jet printing apparatus and method for manufacturing printed circuit boards
JP2002290008A (en) * 2001-03-27 2002-10-04 Toppan Forms Co Ltd Method of forming conductive circuit
JP2002290009A (en) * 2001-03-27 2002-10-04 Toppan Forms Co Ltd Conductive circuit forming device
US6715871B2 (en) 2001-06-26 2004-04-06 Seiko Epson Corporation Method of forming film pattern, device for forming film pattern, conductive film wiring, electro-optical device, electronic device, and non-contact card medium
US7311937B2 (en) 2001-10-31 2007-12-25 Seiko Epson Corporation Method for forming a line pattern, line pattern, and electro-optic device
US7364622B2 (en) 2002-03-13 2008-04-29 Seiko Epson Corporation Method and apparatus for fabricating a device, and the device and an electronic equipment
US7146910B2 (en) 2002-04-16 2006-12-12 Seiko Epson Corporation Method for fabricating pattern, apparatus for fabricating pattern, conductive film wiring, method for fabricating device, electro-optical apparatus, and electronic apparatus
US7285305B2 (en) 2002-04-16 2007-10-23 Seiko Epson Corporation Multilayered wiring board, method of producing multilayered wiring board, electronic device and electronic apparatus
US6810814B2 (en) 2002-04-16 2004-11-02 Seiko Epson Corporation Method for fabricating pattern, apparatus for fabricating pattern, conductive film wiring, method for fabricating device, electro-optical apparatus, and electronic apparatus
US6871339B2 (en) 2002-04-19 2005-03-22 Seiko Epson Corporation Method of manufacturing a device, device manufacturing apparatus, device, and electronic apparatus
US7278725B2 (en) 2002-04-19 2007-10-09 Seiko Epson Corporation Layer forming method, layer forming apparatus, device, manufacturing method for device, and electronic apparatus
WO2003105547A1 (en) * 2002-06-07 2003-12-18 富士写真フイルム株式会社 Plotting device and plotting method
US7014986B2 (en) 2002-06-07 2006-03-21 Fuji Photo Film Co., Ltd. Writing device and writing method
US7413975B2 (en) 2002-07-23 2008-08-19 Seiko Epson Corporation Interconnect substrate, semiconductor device, methods of manufacturing the same, circuit board, and electronic equipment
CN100431120C (en) * 2002-07-23 2008-11-05 精工爱普生株式会社 Interconnect substrate, semiconductor device, methods of manufacturing the same, circuit board, and electronic equipment
US7541278B2 (en) 2002-07-23 2009-06-02 Seiko Epson Corporation Interconnect substrate, semiconductor device, methods of manufacturing the same, circuit board, and electronic equipment
US7078250B2 (en) 2002-07-30 2006-07-18 Seiko Epson Corporation Method and apparatus for manufacturing organic electroluminescent device, electronic apparatus and method of removing ionic impurities
US8104863B2 (en) 2002-08-20 2012-01-31 Palo Alto Research Center Incorporated Method for the printing of homogeneous electronic material with a multi-ejector print head
US7997680B2 (en) 2002-08-20 2011-08-16 Palo Alto Research Center Incorporated Method for the printing of homogeneous electronic material with a multi-ejector print head
JP4592267B2 (en) * 2002-08-20 2010-12-01 ゼロックス コーポレイション Printing pattern forming method, printing system, and printing system operation method
US7992958B2 (en) 2002-08-20 2011-08-09 Palo Alto Research Center Incorporated Method for the printing of homogeneous electronic material with a multi-ejector print head
US7963628B2 (en) 2002-08-20 2011-06-21 Palo Alto Research Center Incorporated Method for the printing of homogeneous electronic material with a multi-ejector print head
JP2004080041A (en) * 2002-08-20 2004-03-11 Xerox Corp Printing pattern forming method, print head, printing system, integrated circuit, and printing system operating method
US7501156B2 (en) 2002-08-30 2009-03-10 Sharp Kabushiki Kaisha Pattern formation substrate and method for pattern formation
US7119026B2 (en) 2002-08-30 2006-10-10 Sharp Kabushiki Kaisha Basic material for patterning and patterning method
CN100353507C (en) * 2002-08-30 2007-12-05 夏普株式会社 Pattern formation substrate and method of pattern formation
WO2004023541A1 (en) * 2002-08-30 2004-03-18 Sharp Kabushiki Kaisha Pattern formation substrate and method of pattern formation
WO2004023540A1 (en) * 2002-08-30 2004-03-18 Sharp Kabushiki Kaisha Basic material for patterning and patterning method
US7037812B2 (en) * 2002-09-24 2006-05-02 Konica Minolta Holdings, Inc. Manufacturing method of circuit substrate, circuit substrate and manufacturing device of circuit substrate
JP2004165673A (en) * 2002-11-14 2004-06-10 Samsung Electronics Co Ltd Flexible printed circuit board
US7376318B2 (en) 2002-12-06 2008-05-20 Matsushita Electric Industrial Co., Ltd. Circuit board and its manufacturing method
US7736955B2 (en) 2003-02-05 2010-06-15 Semiconductor Energy Laboratory Co., Ltd. Manufacture method of display device by using droplet discharge method
JP4549866B2 (en) * 2003-02-05 2010-09-22 株式会社半導体エネルギー研究所 Manufacturing method of display device
JPWO2004070810A1 (en) * 2003-02-05 2006-05-25 株式会社半導体エネルギー研究所 Manufacturing method of display device
JP2010250327A (en) * 2003-02-05 2010-11-04 Semiconductor Energy Lab Co Ltd Method of manufacturing thin film transistor and method of manufacturing display device
JPWO2004070821A1 (en) * 2003-02-06 2006-06-01 株式会社半導体エネルギー研究所 Method for manufacturing display device
US7625493B2 (en) 2003-02-06 2009-12-01 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing display device
JP4526951B2 (en) * 2003-02-06 2010-08-18 株式会社半導体エネルギー研究所 Method for manufacturing display device
US7858453B2 (en) 2003-02-06 2010-12-28 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing semiconductor device and display device utilizing solution ejector
US8569119B2 (en) 2003-02-06 2013-10-29 Semiconductor Energy Laboratory Co., Ltd. Method for producing semiconductor device and display device
CN1301048C (en) * 2003-03-03 2007-02-14 精工爱普生株式会社 Method for producing distributing base board
US7731076B2 (en) 2003-03-07 2010-06-08 Ricoh Company, Ltd. Laser trimming problem suppressing semiconductor device manufacturing apparatus and method
US7582333B2 (en) 2003-03-11 2009-09-01 Seiko Epson Corporation Pattern forming method, pattern forming apparatus, method of manufacturing device, conductive film wiring, electro-optical device, and electronic apparatus
JP4505191B2 (en) * 2003-03-31 2010-07-21 日立ビアメカニクス株式会社 Electronic circuit board manufacturing equipment
JP2004304036A (en) * 2003-03-31 2004-10-28 Hitachi Via Mechanics Ltd Device for manufacturing electronic circuit substrate
US7794785B2 (en) 2003-04-22 2010-09-14 Seiko Epson Corporation Cleaning method, storage method, pattern formation method, device manufacturing method, electro-optical device, and electronic apparatus
US7678697B2 (en) 2003-05-09 2010-03-16 Seiko Epson Corporation Substrate, device, method of manufacturing device, method of manufacturing active matrix substrate, electro-optical apparatus and electronic apparatus
EP1478016A3 (en) * 2003-05-12 2006-01-25 Seiko Epson Corporation Pattern and fabricating method therefor, device and fabricating method therefor, electro-optical apparatus, electronic apparatus, and method for fabricating active matrix substrate
EP1925974A3 (en) * 2003-05-12 2009-01-21 Seiko Epson Corporation Fabrication of a wiring pattern and of an active matrix substrate
EP1478016A2 (en) * 2003-05-12 2004-11-17 Seiko Epson Corporation Pattern and fabricating method therefor, device and fabricating method therefor, electro-optical apparatus, electronic apparatus, and method for fabricating active matrix substrate
CN100403511C (en) * 2003-05-12 2008-07-16 精工爱普生株式会社 Pattern and fabricating method therefor, device and fabricating method therefor, electro-optical apparatus, electronic apparatus
EP1777581A3 (en) * 2003-05-12 2007-06-06 Seiko Epson Corporation Fabrication of a wiring pattern and of an active matrix substrate
JP2006313916A (en) * 2003-05-12 2006-11-16 Seiko Epson Corp Forming method of wiring pattern, device, noncontact card medium, photoelectric device, and active matrix substrate
EP1906442A2 (en) * 2003-05-12 2008-04-02 Seiko Epson Corporation Fabrication of a wiring pattern and of an active matrix substrate
EP1906442A3 (en) * 2003-05-12 2008-04-09 Seiko Epson Corporation Fabrication of a wiring pattern and of an active matrix substrate
US7220682B2 (en) 2003-05-12 2007-05-22 Seiko Epson Corporation Pattern and fabricating method therefor, device and fabricating method therefor, electro-optical apparatus, electronic apparatus, and method for fabricating active matrix substrate
EP1925974A2 (en) 2003-05-12 2008-05-28 Seiko Epson Corporation Fabrication of a wiring pattern and of an active matrix substrate
EP1777581A2 (en) * 2003-05-12 2007-04-25 Seiko Epson Corporation Fabrication of a wiring pattern and of an active matrix substrate
JP4572868B2 (en) * 2003-05-12 2010-11-04 セイコーエプソン株式会社 Wiring pattern forming method, non-contact card medium manufacturing method, electro-optical device manufacturing method, and active matrix substrate manufacturing method
US7138304B2 (en) 2003-05-16 2006-11-21 Seiko Epson Corporation Method for forming thin film pattern, device and production method therefor, electro-optical apparatus and electronic apparatus, and production method for active matrix substrate
JP2009290227A (en) * 2003-05-16 2009-12-10 Semiconductor Energy Lab Co Ltd Method for forming wiring, and method of manufacturing display device
US7008809B2 (en) 2003-05-16 2006-03-07 Seiko Epson Corporation Pattern formation method and pattern formation apparatus, method for manufacturing device, electro-optical device, electronic device, and method for manufacturing active matrix substrate
US7199033B2 (en) 2003-05-28 2007-04-03 Seiko Epson Corporation Pattern forming method, device, method of manufacture thereof, electro-optical apparatus, and electronic apparatus
US7365008B2 (en) 2003-05-28 2008-04-29 Seiko Epson Corporation Pattern forming method, device, method of manufacture thereof, electro-optical apparatus, and electronic apparatus
US7235415B2 (en) 2003-05-28 2007-06-26 Seiko Epson Corporation Film pattern formation method, device and method for manufacturing the same, electro-optical device, electronic device, and method for manufacturing active matrix substrate
CN100416752C (en) * 2003-05-28 2008-09-03 精工爱普生株式会社 Pattern forming method, device, method of manufacture thereof, electro-optical apparatus, and electronic apparatus
KR100757024B1 (en) 2003-05-28 2007-09-07 세이코 엡슨 가부시키가이샤 Method for manufacture of electronic circuit
CN100416760C (en) * 2003-05-28 2008-09-03 精工爱普生株式会社 Pattern forming method
US7282779B2 (en) 2003-05-30 2007-10-16 Seiko Epson Corporation Device, method of manufacture thereof, manufacturing method for active matrix substrate, electro-optical apparatus and electronic apparatus
US7438944B2 (en) 2003-07-11 2008-10-21 Seiko Epson Corporation Droplet information measuring method and apparatus therefor, film pattern forming method, device manufacturing method, droplet discharge apparatus, electro-optical apparatus, and electronic apparatus
US7393553B2 (en) 2003-07-11 2008-07-01 Seiko Epson Corporation Droplet information measuring method and apparatus therefor, film pattern forming method, device manufacturing method, droplet discharge apparatus, electro-optical apparatus, and electronic apparatus
US7883165B2 (en) 2003-07-11 2011-02-08 Seiko Epson Corporation Droplet information measuring method and apparatus therefor, film pattern forming method, device manufacturing method, droplet discharge apparatus, electro-optical apparatus, and electronic apparatus
US7601386B2 (en) 2003-07-11 2009-10-13 Seiko Epson Corporation Process for forming a film, process for manufacturing a device, electro-optical device and electronic equipment
JP2005072475A (en) * 2003-08-27 2005-03-17 Seiko Epson Corp Method for manufacturing capacitor, capacitor, and semiconductor device
US7150898B2 (en) 2003-10-29 2006-12-19 Seiko Epson Corporation Droplet applying method and droplet applying device, and device and electronic equipment
US7190567B2 (en) 2003-12-04 2007-03-13 Seiko Epson Corporation Capacitor and its manufacturing method, and semiconductor device
WO2005062685A1 (en) * 2003-12-22 2005-07-07 Canon Kabushiki Kaisha Wiring forming method, wiring forming apparatus, and wiring board
KR100691708B1 (en) * 2004-06-08 2007-03-09 세이코 엡슨 가부시키가이샤 Method for manufacturing circuit element, method for manufacturing electronic element, circuit substrate, electronic device, and electro-optical apparatus
JP2005353728A (en) * 2004-06-09 2005-12-22 Mitsubishi Electric Corp High-frequency device
KR100728895B1 (en) 2004-08-25 2007-06-15 세이코 엡슨 가부시키가이샤 Method of manufacturing multi-layer wiring substrate, electronic device, and electronic equipment
US7479297B2 (en) 2004-08-25 2009-01-20 Seiko Epson Corporation Method of manufacturing a multi-layered wiring board
DE102004044144B4 (en) 2004-09-13 2018-10-18 Robert Bosch Gmbh Method for producing a printed circuit
EP1739475A2 (en) * 2004-09-30 2007-01-03 Seiko Epson Corporation Partition-wall structure for forming a conductive pattern by ink jet printing
US7335991B2 (en) 2004-09-30 2008-02-26 Seiko Epson Corporation Pattern forming structure, pattern forming method, device, electro-optical device, and electronic apparatus
EP1739475A3 (en) * 2004-09-30 2007-08-01 Seiko Epson Corporation Partition-wall structure for forming a conductive pattern by ink jet printing
EP1643300A1 (en) * 2004-09-30 2006-04-05 Seiko Epson Corporation Barrier structure for forming a conductive pattern by ink jet printing
US7732817B2 (en) 2004-09-30 2010-06-08 Seiko Epson Corporation Pattern formed structure, method of forming pattern, device, electrooptical device and electronic equipment
EP1643301A1 (en) * 2004-09-30 2006-04-05 Seiko Epson Corporation Partition-wall structure for forming a conductive pattern by ink jet printing
KR100726271B1 (en) * 2004-09-30 2007-06-11 세이코 엡슨 가부시키가이샤 Pattern forming structure, pattern forming method, device, electro-optical device, and electronic apparatus
US7667232B2 (en) 2004-10-13 2010-02-23 Seiko Epson Corporation Bank structure, method of forming bank structure, device, electro-optical device and electronic apparatus
US7622385B2 (en) 2004-10-27 2009-11-24 Seiko Epson Corporation Wiring pattern forming method, film pattern forming method, semiconductor device, electro-optical device, and electronic equipment
TWI505473B (en) * 2005-01-28 2015-10-21 Semiconductor Energy Lab Semiconductor device, electronic device, and method of manufacturing semiconductor device
US7939132B2 (en) 2005-02-01 2011-05-10 Seiko Epson Corporation Film pattern forming method for forming a margin band and filling the margin band
US7776492B2 (en) 2005-03-09 2010-08-17 Seiko Epson Corporation Photomask, manufacturing method thereof, and manufacturing method of electronic device
KR100749976B1 (en) * 2005-03-09 2007-08-16 세이코 엡슨 가부시키가이샤 Photomask, manufacturing method thereof, and manufacturing method of electronic device
KR100835621B1 (en) * 2005-04-01 2008-06-09 세이코 엡슨 가부시키가이샤 Method of manufacturing multi-layered substrate
US8435440B2 (en) 2005-04-25 2013-05-07 Brother Kogyo Kabushiki Kaisha Method for forming a conductive pattern and a wired board
US8647560B2 (en) 2005-04-25 2014-02-11 Brother Kogyo Kabushiki Kaisha Method for forming pattern and a wired board
US7799407B2 (en) 2005-05-16 2010-09-21 Seiko Epson Corporation Bank structure, wiring pattern forming method, device, electro-optical device, and electronic apparatus
US7566584B2 (en) 2005-05-23 2009-07-28 Seiko Epson Corporation Electronic substrate manufacturing method, semiconductor device manufacturing method, and electronic equipment manufacturing method
US7371698B2 (en) 2005-05-24 2008-05-13 Seiko Epson Corporation Method of forming film pattern, active matrix substrate, electro-optic device, and electronic apparatus
KR100723590B1 (en) 2005-05-24 2007-06-04 세이코 엡슨 가부시키가이샤 Method of forming film pattern, active matrix substrate, electro-optic device, and electronic apparatus
CN100420002C (en) * 2005-05-24 2008-09-17 精工爱普生株式会社 Method of forming film pattern, active matrix substrate, electro-optic device, and electronic apparatus
US8715774B2 (en) 2005-05-30 2014-05-06 Seiko Epson Corporation Liquid droplet ejection method
US8147903B2 (en) 2005-06-22 2012-04-03 Canon Kabushiki Kaisha Circuit pattern forming method, circuit pattern forming device and printed circuit board
US7775177B2 (en) 2005-06-22 2010-08-17 Canon Kabushiki Kaisha Circuit pattern forming device and circuit pattern forming method
US20110237002A1 (en) * 2005-07-13 2011-09-29 Nscrypt, Inc. Method for manufacturing 3d circuits from bare die or packaged ic chips by microdispensed interconnections
US8790742B2 (en) * 2005-07-13 2014-07-29 Nscrypt, Inc. Method for manufacturing 3D circuits from bare die or packaged IC chips by microdispensed interconnections
US7691562B2 (en) 2005-07-20 2010-04-06 Seiko Epson Corporation Method for forming film pattern, and method for manufacturing device, electro-optical device, electronic apparatus and active matrix substrate
US7582545B2 (en) 2005-07-20 2009-09-01 Seiko Epson Corporation Forming method for film pattern, device, electro-optical apparatus, electronic apparatus, and manufacturing method for active matrix substrate
KR100845505B1 (en) 2005-07-27 2008-07-10 세이코 엡슨 가부시키가이샤 Bonding pad fabrication method, bonding pad, method for fabricating an electronic device, and electronic device
US7527361B2 (en) 2005-07-27 2009-05-05 Brother Kogyo Kabushiki Kaisha Liquid transporting apparatus, actuator unit, and method of producing liquid transporting apparatus
JP2007116159A (en) * 2005-10-17 2007-05-10 Samsung Electro-Mechanics Co Ltd Wiring forming method and apparatus
US7803515B2 (en) 2005-11-04 2010-09-28 Seiko Epson Corporation Film pattern forming method, device, electro-optical apparatus, and electronic appliance
US7560297B2 (en) 2005-11-16 2009-07-14 Seiko Epson Corporation Active matrix substrate, manufacturing method thereof, electro-optical device, and electronic apparatus
US7727869B2 (en) 2006-03-17 2010-06-01 Seiko Epson Corporation Method of forming metal wiring and method of manufacturing active matrix substrate
KR100841284B1 (en) * 2006-03-17 2008-06-25 세이코 엡슨 가부시키가이샤 Method of forming metal wiring and method of manufacturing active matrix substrate
US7767504B2 (en) 2006-04-19 2010-08-03 Seiko Epson Corporation Methods for forming film patterns by disposing a liquid within a plural-level partition structure
JP2008108935A (en) * 2006-10-26 2008-05-08 Casio Comput Co Ltd Manufacturing method of semiconductor device
JP2008166590A (en) * 2006-12-28 2008-07-17 Japan Aviation Electronics Industry Ltd Manufacturing method of wiring and conductive ink for use therein
US9545015B2 (en) 2007-03-28 2017-01-10 Brother Kogyo Kabushiki Kaisha Method for connecting two objects electrically
US8166646B2 (en) 2007-03-28 2012-05-01 Brother Kogyo Kabushiki Kaisha Method for connecting two objects electrically
JP2007260677A (en) * 2007-05-25 2007-10-11 Seiko Epson Corp Forming method and forming device of film pattern, electric conductive film wiring, electrooptical device, electronic equipment, and non-contact type card medium
JP2008306031A (en) * 2007-06-08 2008-12-18 Smk Corp Method of designing circuit pattern using conductive paint and printed circuit board
JP2009099916A (en) * 2007-10-19 2009-05-07 Ricoh Co Ltd Manufacturing device of electronic device or electronic circuit, electronic device board and electronic circuit board
KR101007118B1 (en) * 2007-10-29 2011-01-10 주식회사 엘지화학 Device for ejecting catalyst ink used for fuel cell in various pattern
JP2009194084A (en) * 2008-02-13 2009-08-27 Ricoh Co Ltd Manufacturing apparatus of electronic device or electronic circuit, electronic device board, and electronic circuit board
JP2009272575A (en) * 2008-05-12 2009-11-19 Panasonic Corp Method of forming through electrode of semiconductor
JP2009295936A (en) * 2008-06-09 2009-12-17 Ricoh Co Ltd Electronic device chip and pattern wiring sheet
JP2009301964A (en) * 2008-06-17 2009-12-24 Sony Chemical & Information Device Corp Method for manufacturing of protection element, and method for manufacturing of electronic equipment
JP4617480B2 (en) * 2008-08-14 2011-01-26 独立行政法人産業技術総合研究所 Substrate with minute lines
JP2008306209A (en) * 2008-08-14 2008-12-18 National Institute Of Advanced Industrial & Technology Substrate equipped with minute line
JP2010232497A (en) * 2009-03-27 2010-10-14 Furukawa Electric Co Ltd:The Method of forming conductive material
JP2011204748A (en) * 2010-03-24 2011-10-13 Fukuoka Univ Wiring pattern forming method and wiring board
US9130094B2 (en) * 2010-09-25 2015-09-08 M-Solv Ltd. Method and apparatus for dividing thin film device into separate cells
US20130210224A1 (en) * 2010-09-25 2013-08-15 Adam North Brunton Method and apparatus for dividing thin film device into separate cells
JP2012156412A (en) * 2011-01-28 2012-08-16 Fuji Mach Mfg Co Ltd Production system of component mounting circuit board
JP2013065680A (en) * 2011-09-16 2013-04-11 Canon Inc Manufacturing method of electronic circuit and electronic circuit board
WO2014041670A1 (en) 2012-09-13 2014-03-20 富士機械製造株式会社 Electronic device manufacturing apparatus and method for manufacturing same
US10449730B2 (en) 2012-09-13 2019-10-22 Fuji Corporation Electronic device manufacturing device and manufacturing method thereof
WO2016042657A1 (en) * 2014-09-19 2016-03-24 富士機械製造株式会社 Manufacturing apparatus and manufacturing method
JPWO2016042657A1 (en) * 2014-09-19 2017-07-06 富士機械製造株式会社 Manufacturing apparatus and manufacturing method
JP2018511947A (en) * 2015-03-31 2018-04-26 日本テキサス・インスツルメンツ株式会社 Method for forming conductive and resistive circuit structures in an integrated circuit or printed circuit board
JP2020155651A (en) * 2019-03-20 2020-09-24 株式会社リコー Pattern substrate and manufacturing method of the same

Also Published As

Publication number Publication date
JP4741045B2 (en) 2011-08-03

Similar Documents

Publication Publication Date Title
JP4741045B2 (en) Electric circuit, manufacturing method thereof and electric circuit manufacturing apparatus
KR100695794B1 (en) Device for manufacture of electronic circuit
JP4379386B2 (en) Multilayer structure forming method
US7757631B2 (en) Apparatus for forming a circuit
JP2006093264A (en) Method for forming multilayer structure, method for manufacturing wiring board and method for manufacturing electronic device
JP2007088382A (en) Film pattern and method for manufacturing the same
KR100810674B1 (en) Electronic device and method for manufacturing the electronic device
JP2005057140A (en) Multilayer wiring board and its manufacturing method
KR100666226B1 (en) Patterning method of microelectronic circuit and a fabricating apparatus thereof, and a printed circuit board using the method
JP2007251084A (en) Wiring structure for electrode and method of manufacturing same
JP2004140337A (en) Circuit board, and method and apparatus for manufacturing the same
JP2008300892A (en) Electric circuit, manufacturing method thereof, and manufacturing device of electric circuit
JP2005057139A (en) Multilayer wiring board and its manufacturing method
JP3945838B2 (en) Manufacturing method of charge plate
JP2005191059A (en) Method of forming electrical circuit, and apparatus of manufacturing electrical circuit
KR100927363B1 (en) Pattern Forming Method, Circuit Boards and Multilayer Boards
KR20100133065A (en) Electrohydrodynamic printing head capable of drop-on-demand printing and manufacturing method thereof
JP2008311683A (en) Electric circuit, and its manufacturing method and device
JP2006073561A (en) Circuit board
JP2006184535A (en) Manufacturing method of black matrix substrate and manufacturing method of multilayer body
JP3804011B2 (en) Manufacturing method of semiconductor device
JP2003218149A (en) Manufacturing method for electronic parts, electronic parts, manufacturing method for semiconductor device, and electronic instrument
JP2005050910A (en) Circuit board and its circuit pattern forming method
JP2005327985A (en) Inter-electrode connecting structure and method, and electronic apparatus
JP2004311490A (en) Method and device for forming electrode of mounted component

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041105

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050114

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20050114

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050117

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080201

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080331

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080722

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080918

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20080930

A912 Removal of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20081031

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110114

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110506

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140513

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees