JPH11266272A - 共用バッファ制御装置 - Google Patents

共用バッファ制御装置

Info

Publication number
JPH11266272A
JPH11266272A JP33542798A JP33542798A JPH11266272A JP H11266272 A JPH11266272 A JP H11266272A JP 33542798 A JP33542798 A JP 33542798A JP 33542798 A JP33542798 A JP 33542798A JP H11266272 A JPH11266272 A JP H11266272A
Authority
JP
Japan
Prior art keywords
buffer
shared sub
shared
control device
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP33542798A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11266272A5 (enrdf_load_stackoverflow
Inventor
Michel Henrion
ミシエル・アンリオン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Alcatel CIT SA
Nokia Inc
Original Assignee
Alcatel CIT SA
Nokia Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel CIT SA, Nokia Inc filed Critical Alcatel CIT SA
Publication of JPH11266272A publication Critical patent/JPH11266272A/ja
Publication of JPH11266272A5 publication Critical patent/JPH11266272A5/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/104—Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105—ATM switching elements
    • H04L49/108—ATM switching elements using shared central buffer
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5651—Priority, marking, classes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
JP33542798A 1997-11-27 1998-11-26 共用バッファ制御装置 Pending JPH11266272A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9714917A FR2771573B1 (fr) 1997-11-27 1997-11-27 Element de commutation de paquets a memoires tampons
FR9714917 1997-11-27

Publications (2)

Publication Number Publication Date
JPH11266272A true JPH11266272A (ja) 1999-09-28
JPH11266272A5 JPH11266272A5 (enrdf_load_stackoverflow) 2006-02-02

Family

ID=9513866

Family Applications (1)

Application Number Title Priority Date Filing Date
JP33542798A Pending JPH11266272A (ja) 1997-11-27 1998-11-26 共用バッファ制御装置

Country Status (5)

Country Link
US (1) US6728256B1 (enrdf_load_stackoverflow)
EP (1) EP0920157A1 (enrdf_load_stackoverflow)
JP (1) JPH11266272A (enrdf_load_stackoverflow)
CA (1) CA2254013A1 (enrdf_load_stackoverflow)
FR (1) FR2771573B1 (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007336423A (ja) * 2006-06-19 2007-12-27 Oki Electric Ind Co Ltd バッファメモリ
JP2009077453A (ja) * 2003-04-22 2009-04-09 Agere Systems Inc 共用マルチバンク・メモリのための方法および装置

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3533164B2 (ja) * 2000-09-18 2004-05-31 日本電気通信システム株式会社 複数データ同時処理のメモリ書き込み判断回路及び該回路を備えたａｔｍスイッチ
US7228375B1 (en) * 2001-01-12 2007-06-05 Slt Logic, Llc System and method for efficient input/output of a computer system
US7627870B1 (en) * 2001-04-28 2009-12-01 Cisco Technology, Inc. Method and apparatus for a data structure comprising a hierarchy of queues or linked list data structures
US6912602B2 (en) 2001-11-20 2005-06-28 Broadcom Corporation System having two or more packet interfaces, a switch, and a shared packet DMA circuit
US7752281B2 (en) 2001-11-20 2010-07-06 Broadcom Corporation Bridges performing remote reads and writes as uncacheable coherent operations
US7394823B2 (en) 2001-11-20 2008-07-01 Broadcom Corporation System having configurable interfaces for flexible system configurations
US7227870B2 (en) * 2001-11-20 2007-06-05 Broadcom Corporation Systems including packet interfaces, switches, and packet DMA circuits for splitting and merging packet streams
US6748479B2 (en) 2001-11-20 2004-06-08 Broadcom Corporation System having interfaces and switch that separates coherent and packet traffic
US7228550B1 (en) 2002-01-07 2007-06-05 Slt Logic, Llc System and method for making communication streams available to processes executing under control of an operating system but without the intervention of the operating system
US7386619B1 (en) * 2003-01-06 2008-06-10 Slt Logic, Llc System and method for allocating communications to processors in a multiprocessor system
US8050280B2 (en) * 2004-12-02 2011-11-01 Electronics And Telecommunications Research Institute Efficient switching device and method for fabricating the same using multiple shared memories
CA2590686C (en) * 2004-12-17 2013-05-21 Onechip Photonics Inc. Compact load balanced switching structures for packet based communication networks
US9251108B2 (en) * 2012-11-05 2016-02-02 International Business Machines Corporation Managing access to shared buffer resources
US9824058B2 (en) * 2014-11-14 2017-11-21 Cavium, Inc. Bypass FIFO for multiple virtual channels
US11386010B2 (en) * 2016-09-27 2022-07-12 Integrated Silicon Solution, (Cayman) Inc. Circuit engine for managing memory meta-stability
CN111224883B (zh) * 2019-11-26 2022-04-19 中国人民解放军国防科技大学 一种高阶路由器的瓦片结构及其构建的高阶路由器
CN119011623B (zh) * 2024-07-19 2025-10-03 南方电网电力科技股份有限公司 一种基于缓冲区的智能电表数据调度方法及装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5168492A (en) * 1991-04-11 1992-12-01 Northern Telecom Limited Rotating-access ATM-STM packet switch
US5583861A (en) * 1994-04-28 1996-12-10 Integrated Telecom Technology ATM switching element and method having independently accessible cell memories
JP3269273B2 (ja) * 1994-09-02 2002-03-25 三菱電機株式会社 セル交換装置及びセル交換システム
JP3434642B2 (ja) * 1995-07-07 2003-08-11 株式会社東芝 パケットスケジューリング装置
JPH0946782A (ja) * 1995-08-01 1997-02-14 Fujitsu Ltd 通信装置における設定情報及び監視情報の送受方法
JP2842522B2 (ja) * 1995-12-06 1999-01-06 日本電気株式会社 Ａｔｍスイッチ及びその制御方法
US5721833A (en) * 1995-12-29 1998-02-24 Gte Laboratories Incorporated Push-out of low priority signals from switch buffers
US5845322A (en) * 1996-09-17 1998-12-01 Vlsi Technology, Inc. Modular scalable multi-processor architecture
US5864540A (en) * 1997-04-04 1999-01-26 At&T Corp/Csi Zeinet(A Cabletron Co.) Method for integrated traffic shaping in a packet-switched network

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009077453A (ja) * 2003-04-22 2009-04-09 Agere Systems Inc 共用マルチバンク・メモリのための方法および装置
JP2007336423A (ja) * 2006-06-19 2007-12-27 Oki Electric Ind Co Ltd バッファメモリ

Also Published As

Publication number Publication date
FR2771573B1 (fr) 2001-10-19
US6728256B1 (en) 2004-04-27
FR2771573A1 (fr) 1999-05-28
CA2254013A1 (fr) 1999-05-27
EP0920157A1 (fr) 1999-06-02

Similar Documents

Publication Publication Date Title
JPH11266272A (ja) 共用バッファ制御装置
AU637250B2 (en) Traffic shaping method and circuit
US6781986B1 (en) Scalable high capacity switch architecture method, apparatus and system
KR100356447B1 (ko) 메모리인터페이스유닛,공유메모리스위치시스템및관련방법
EP1192753B1 (en) Method and apparatus for shared buffer packet switching
JP2618327B2 (ja) 広帯域入力バッファａｔｍスイッチ
US4788679A (en) Packet switch with variable data transfer rate links
US5649217A (en) Switching system having control circuit and plural buffer memories for data exchange in asynchronous transfer mode
US6941426B2 (en) System for head and tail caching
US5513174A (en) Telecommunication system with detection and control of packet collisions
EP0700187B1 (en) A cell switching apparatus and a cell switching system
JPH11266272A5 (enrdf_load_stackoverflow)
US20080031262A1 (en) Load-balanced switch architecture for reducing cell delay time
JP2628701B2 (ja) 優先順位付き情報パケット用交換装置
JP2820106B2 (ja) トラヒックシェーパ装置
JP2003069630A (ja) データ転送方法、データ転送装置及びプログラム
EP0870415B1 (en) Switching apparatus
US7269158B2 (en) Method of operating a crossbar switch
US6647477B2 (en) Transporting data transmission units of different sizes using segments of fixed sizes
EP0454797B1 (en) An asynchronous time division multiplex switching system
JP3133234B2 (ja) Ａｔｍスイッチのアドレス生成回路
JPH06338905A (ja) Ａｔｍ交換網における優先制御装置
JP3901840B2 (ja) Ａｔｍセルスペーサ
JPH1141241A (ja) Ａｔｍスイッチ及びそのセル出力優先制御方法
JP2584868B2 (ja) セル交換装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051115

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051115

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080201

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080318

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081007

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20081226

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090107

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090804