JPH1124927A5 - - Google Patents

Info

Publication number
JPH1124927A5
JPH1124927A5 JP1998125635A JP12563598A JPH1124927A5 JP H1124927 A5 JPH1124927 A5 JP H1124927A5 JP 1998125635 A JP1998125635 A JP 1998125635A JP 12563598 A JP12563598 A JP 12563598A JP H1124927 A5 JPH1124927 A5 JP H1124927A5
Authority
JP
Japan
Prior art keywords
pipeline
stage
instruction
register
storing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998125635A
Other languages
English (en)
Japanese (ja)
Other versions
JP3833825B2 (ja
JPH1124927A (ja
Filing date
Publication date
Priority claimed from US08/853,970 external-priority patent/US5838939A/en
Application filed filed Critical
Publication of JPH1124927A publication Critical patent/JPH1124927A/ja
Publication of JPH1124927A5 publication Critical patent/JPH1124927A5/ja
Application granted granted Critical
Publication of JP3833825B2 publication Critical patent/JP3833825B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP12563598A 1997-05-09 1998-05-08 多重発行／複数逆流パイプライン・プロセッサ Expired - Lifetime JP3833825B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/853,970 US5838939A (en) 1997-05-09 1997-05-09 Multi-issue/plural counterflow pipeline processor
US08/853970 1997-05-09

Publications (3)

Publication Number Publication Date
JPH1124927A JPH1124927A (ja) 1999-01-29
JPH1124927A5 true JPH1124927A5 (enExample) 2005-09-29
JP3833825B2 JP3833825B2 (ja) 2006-10-18

Family

ID=25317388

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12563598A Expired - Lifetime JP3833825B2 (ja) 1997-05-09 1998-05-08 多重発行／複数逆流パイプライン・プロセッサ

Country Status (3)

Country Link
US (1) US5838939A (enExample)
EP (1) EP0877317A3 (enExample)
JP (1) JP3833825B2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4467651B2 (ja) * 1997-07-21 2010-05-26 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ マスタ／スレーブ加入者が混在した環境において、動的な遮断及び／又は開始動作を介して、通信チャンネルを動作させる方法、及びそのような方法を実施するよう構成されたシステム
US6006206A (en) * 1997-09-08 1999-12-21 Reuters Limited Data health monitor for financial information communications networks
US6163839A (en) 1998-09-30 2000-12-19 Intel Corporation Non-stalling circular counterflow pipeline processor with reorder buffer
US6918028B1 (en) * 2000-03-28 2005-07-12 Analog Devices, Inc. Pipelined processor including a loosely coupled side pipe
GB2424503B (en) * 2002-09-17 2007-06-20 Micron Technology Inc An active memory device
US20050138297A1 (en) * 2003-12-23 2005-06-23 Intel Corporation Register file cache

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6015746A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd デ−タ処理装置
US5187800A (en) * 1985-01-04 1993-02-16 Sun Microsystems, Inc. Asynchronous pipelined data processing system
EP0293517B1 (de) * 1987-06-02 1992-11-25 Deutsche ITT Industries GmbH Steuerprozessor
CA2016068C (en) * 1989-05-24 2000-04-04 Robert W. Horst Multiple instruction issue computer architecture
US5488729A (en) * 1991-05-15 1996-01-30 Ross Technology, Inc. Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution
US5416913A (en) * 1992-07-27 1995-05-16 Intel Corporation Method and apparatus for dependency checking in a multi-pipelined microprocessor
US5758139A (en) * 1993-10-21 1998-05-26 Sun Microsystems, Inc. Control chains for controlling data flow in interlocked data path circuits
DE69430352T2 (de) * 1993-10-21 2003-01-30 Sun Microsystems Inc., Mountain View Gegenflusspipeline

Similar Documents

Publication Publication Date Title
JP2007505373A5 (enExample)
JP3906003B2 (ja) プロセッサおよびその命令処理方法
EP0726532B1 (en) Array processor communication architecture with broadcast instructions
JP2000122864A5 (enExample)
EP2241968A3 (en) System with wide operand architecture, and method
US20100121899A1 (en) Methods and apparatus for efficient complex long multiplication and covariance matrix implementation
WO2003038645A3 (en) A scalable processing architecture
WO2001067234A3 (en) Vliw computer processing architecture having a scalable number of register files
EP1406165A3 (en) Decoupled architecture processor with loop pipeline
MY137496A (en) Aliasing data processing registers
CA2260308A1 (en) High performance speculative misaligned load operations
EP1548576A3 (en) Method and apparatus for executing instructions that reference registers in a stack and in a non-stack manner
JPH11251442A5 (enExample)
JPH10275080A5 (enExample)
EP0735463A3 (en) Computer processor having a register file with reduced read and/or write port bandwidth
EP1102163A3 (en) Microprocessor with improved instruction set architecture
US8250348B2 (en) Methods and apparatus for dynamically switching processor mode
DE69418146D1 (de) Temporärer Registersatz für einen superpipeline-superskalaren Prozessor
US20040044882A1 (en) selective bypassing of a multi-port register file
WO2000023875A8 (en) System with wide operand architecture, and method
CN119127725A (zh) 具有数据元素提升的查找表
CN108139911A (zh) 在vliw处理器的同一执行包中使用有条件扩展槽的指令的有条件执行规格
JPH1124927A5 (enExample)
TW346595B (en) Single-instruction-multiple-data processing with combined scalar/vector operations
JP2003526155A (ja) 配列境界をチェックする能力を有する処理アーキテクチャ